
vi
8.6 Port 5 ............................................................................................................................... 212
8.6.1 Overview ............................................................................................................ 212
8.6.2 Register Configuration........................................................................................ 212
8.6.3 Pin Functions ...................................................................................................... 214
8.7 Port 6 ............................................................................................................................... 215
8.7.1 Overview ............................................................................................................ 215
8.7.2 Register Configuration........................................................................................ 216
8.7.3 Pin Functions ...................................................................................................... 219
8.7.4 MOS Input Pull-Up Function .............................................................................. 221
8.8 Port 7 ............................................................................................................................... 222
8.8.1 Overview ............................................................................................................ 222
8.8.2 Register Configuration........................................................................................ 222
8.8.3 Pin Functions ...................................................................................................... 223
8.9 Port 8 ............................................................................................................................... 223
8.9.1 Overview ............................................................................................................ 223
8.9.2 Register Configuration........................................................................................ 224
8.9.3 Pin Functions ...................................................................................................... 225
8.10 Port 9 ............................................................................................................................. 228
8.10.1 Overview .......................................................................................................... 228
8.10.2 Register Configuration...................................................................................... 229
8.10.3 Pin Functions .................................................................................................... 231
Section 9 8-Bit PWM Timers [H8S/2138 Series] ........................................... 235
9.1 Overview ......................................................................................................................... 235
9.1.1 Features .............................................................................................................. 235
9.1.2 Block Diagram ................................................................................................... 236
9.1.3 Pin Configuration ............................................................................................... 237
9.1.4 Register Configuration........................................................................................ 237
9.2 Register Descriptions ....................................................................................................... 238
9.2.1 PWM Register Select (PWSL) ............................................................................ 238
9.2.2 PWM Data Registers (PWDR0 to PWDR15) ...................................................... 240
9.2.3 PWM Data Polarity Registers A and B (PWDPRA and PWDPRB) ..................... 241
9.2.4 PWM Output Enable Registers A and B (PWOERA and PWOERB) .................. 242
9.2.5 Peripheral Clock Select Register (PCSR) ............................................................ 243
9.2.6 Port 1 Data Direction Register (P1DDR)............................................................. 244
9.2.7 Port 2 Data Direction Register (P2DDR)............................................................. 245
9.2.8 Port 1 Data Register (P1DR) ............................................................................... 246
9.2.9 Port 2 Data Register (P2DR) ............................................................................... 247
9.2.10 Module Stop Control Register (MSTPCR) ........................................................ 248
9.3 Operation ......................................................................................................................... 249
9.3.1 Correspondence between PWM Data Register Contents and Output Waveform .. 249