
ii
2.8 Processing States.............................................................................................................. 62
2.8.1 Overview ............................................................................................................ 62
2.8.2 Reset State.......................................................................................................... 64
2.8.3 Exception-Handling State ................................................................................... 64
2.8.4 Program Execution State..................................................................................... 65
2.8.5 Bus-Released State ............................................................................................. 66
2.8.6 Power-Down State .............................................................................................. 66
2.9 Basic Timing ................................................................................................................... 67
2.9.1 Overview ............................................................................................................ 67
2.9.2 On-Chip Memory (ROM, RAM)......................................................................... 67
2.9.3 On-Chip Supporting Module Access Timing....................................................... 69
2.9.4 External Address Space Access Timing .............................................................. 70
Section 3 MCU Operating Modes .................................................................. 71
3.1 Overview ......................................................................................................................... 71
3.1.1 Operating Mode Selection .................................................................................. 71
3.1.2 Register Configuration........................................................................................ 72
3.2 Register Descriptions ....................................................................................................... 72
3.2.1 Mode Control Register (MDCR) ......................................................................... 72
3.2.2 System Control Register (SYSCR)...................................................................... 73
3.2.3 Bus Control Register (BCR) ............................................................................... 75
3.2.4 Serial Timer Control Register (STCR) ................................................................ 76
3.3 Operating Mode Descriptions........................................................................................... 77
3.3.1 Mode 1 ............................................................................................................... 77
3.3.2 Mode 2 ............................................................................................................... 77
3.3.3 Mode 3 ............................................................................................................... 78
3.4 Pin Functions in Each Operating Mode ............................................................................ 78
3.5 Memory Map in Each Operating Mode ............................................................................ 79
Section 4 Exception Handling ........................................................................ 89
4.1 Overview ......................................................................................................................... 89
4.1.1 Exception Handling Types and Priority............................................................... 89
4.1.2 Exception Handling Operation............................................................................ 90
4.1.3 Exception Sources and Vector Table................................................................... 90
4.2 Reset................................................................................................................................ 92
4.2.1 Overview ............................................................................................................ 92
4.2.2 Reset Sequence................................................................................................... 92
4.2.3 Interrupts after Reset........................................................................................... 94
4.3 Interrupts ......................................................................................................................... 95
4.4 Trap Instruction ............................................................................................................... 96
4.5 Stack Status after Exception Handling ............................................................................. 97
4.6 Notes on Use of the Stack ................................................................................................ 98