參數(shù)資料
型號： GT28F320D18B110
英文描述： x16 Flash EEPROM
中文描述： x16閃存EEPROM
文件頁數(shù)： 25/83頁
文件大?。?/td> 836K
代理商： GT28F320D18B110
28F320D18
Product Preview
21
4.10
Set Read Configuration Command
The Set Read Configuration command writes data to the Read Configuration register (RCR).
This operation is initiated by a two-cycle command sequence. The RCR can be configured by
writing the command at any device address. Read configuration setup is written followed by a
second write that specifies the data to be written to the read configuration register. This data is
placed on the address bus, A
15:0
, and is latched on the rising edge of ADV#, CE#, or WE#
(whichever occurs first). The read configuration data sets the device’s read configuration, burst
order, frequency configuration, and burst length. The command functions independently of the
applied V
PP
voltage. After executing this command, the device returns to read array mode.
Note:
1. The RCR can be read via the Read Device Identification command (90H). Address 00005
contains the RCR data. See
Table 6, “Identifier Codes” on page 16
.
2. All the bits in the RCR are set to “1” on device power-up or reset.
4.10.1
Device Read Configuration
Each partition supports a high performance synchronous burst mode read configuration. A read
configuration register bit sets the read configuration. The RCR can be read via the Read Device
Identification command (90H) at address 00005.
The main partition contains only main blocks and supports asynchronous, page mode, and
synchronous read configurations. Its status register supports only single asynchronous and single
synchronous reads.
The parameter partition’s parameter blocks and status register support only single asynchronous
and single synchronous read operations. Its main blocks support asynchronous, page mode, and
synchronous read configurations.
4.10.2
Frequency Configuration
The frequency configuration informs the device of the number of clocks that must elapse after
ADV# is driven active before data will be available. This value is determined by the input clock
frequency. See
Table 9
for the specific input CLK frequency configuration code.
Figure 5, “Frequency Configuration” on page 22
, illustrates data output latency from ADV# going
active for different frequency configuration codes.
Table 9. Frequency Configuration Settings
Frequency Configuration
Code
Input CLK Frequency
(V
CC
= 1.65 V–1.95 V)
-110 ns
-120 ns
1
Reserved
Reserved
2
≤
24 MHz
≤
21 MHz
3
≤
36 MHz
≤
32 MHz
4
≤
40 MHz
≤
40 MHz
相關(guān)PDF資料
PDF描述
GT28F320D18B120 x16 Flash EEPROM
GT3-20DP-2.5DSA Antenna, Sensor, and Communications Trunk Line Connections
GT3TK-36DP-DSA Antenna, Sensor, and Communications Trunk Line Connections
GT3TK-48TP-DS Antenna, Sensor, and Communications Trunk Line Connections
GT3-16DP-2.5DSA Antenna, Sensor, and Communications Trunk Line Connections
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GT28F320D18B120 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x16 Flash EEPROM
GT28F320S3-100 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile⑩ MEMORY FAMILY
GT28F320S3-120 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:WORD-WIDE FlashFile MEMORY FAMILY
GT28F320W18BC60 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory
GT28F320W18BC80 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel? Wireless Flash Memory
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*