- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370391 > GS9064 Telecomm/Datacomm PDF資料下載
參數(shù)資料
| 型號(hào)： | GS9064 |
| 元件分類： | 通信、網(wǎng)絡(luò)模塊及開發(fā)工具 |
| 英文描述： | Telecomm/Datacomm |
| 中文描述： | 電信/數(shù)據(jù)通信 |
| 文件頁數(shù)： | 42/47頁 |
| 文件大?。?/td> | 754K |
| 代理商： | GS9064 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁當(dāng)前第42頁第43頁第44頁第45頁第46頁第47頁
GENNUM CORPORATION
22208 - 0
42 of 47
G
3.12.2 Data Read and Write Timing
Read and write mode timing for the GSPI interface is shown
in Figure 17 and Figure 18 respectively. The maximum
SCLK frequency allowed is 6.6MHz.
When writing to the registers via the GSPI, the MSB of the
data word may be presented to SDIN immediately following
the falling edge of the LSB of the command word. All SDIN
data is sampled on the rising edge of SCLK.
When reading from the registers via the GSPI, the MSB of
the data word will be available on SDOUT 12ns (t
5
in Figure
17) following the falling edge of the LSB of the command
word, and thus may be read by the host on the very next
rising edge of the clock. The remaining bits are clocked out
by the GS9060 on the negative edges of SCLK.
Figure 17 GSPI Read Mode Timing
Figure 18 GSPI Write Mode Timing
3.12.3 Configuration and Status Registers
Table 16 summarizes the GS9060's internal status and
configuration registers.
All of these registers are available to the host via the GSPI
and are all individually addressable.
Where status registers contain less than the full 16 bits of
information however, two or more registers may be
combined at a single logical address.
SDOUT
R/W
RSV
RSV
A0
A1
A2
A3
A4
A5
RSV
RSV
RSV
RSV
RSV
RSV
D15
D14
D13
D12
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D11
D10
SCLK
CS
SDIN
RSV
t
0
t
2
t
3
input data
setup time
duty
cycle
t
4
period
t
5
t
6
output data
hold time
R/W
RSV
RSV
A0
A1
A2
A3
A4
A5
RSV
RSV
RSV
RSV
RSV
RSV
D15
D14
D13
D12
D0
D1
D2
D3
D4
D5
D6
D7
D8
D9
D11
D10
SCLK
CS
SDIN
RSV
t
0
t
2
t
3
input data
setup time
duty
cycle
t
4
period
TABLE 16 GS9060 INTERNAL REGISTERS
ADDRESS
REGISTER NAME
SEE SECTION
00h
IOPROC_DISABLE
Section 3.10.6
01h
ERROR_STATUS
Section 3.10.5
03h
EDH_FLAG
Section 3.10.7
04h
VIDEO_STANDARD
Section 3.10.4
05h - 09h
ANC_TYPE
Section 3.10.2.1
0Ch - 0Dh
VIDEO_FORMAT
Section 3.10.3
0Eh - 11h
RASTER_STRUCTURE
Section 3.10.4
12h - 19h
EDH_CALC_RANGES
Section 3.10.5.2
1Ah
ERROR_MASK
Section 3.10.5
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GSA1 | Fuse |
| GSA1.25 | Fuse |
| GSA1.6 | Fuse |
| GSA10 | Fuse |
| GSA750 | Fuse |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS9064A | 制造商:GENNUM 制造商全稱:GENNUM 功能描述:GS9064A HD-LINX㈢ II Adaptive Cable Equalizer |
| GS9064ACKDE3 | 制造商:Semtech Corporation 功能描述:Adaptive Cable Equalizer. High-speed BiCMOS integrated circuit. 16-Pin SOIC 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064ACTDE3 | 制造商:Semtech Corporation 功能描述:SD/ASI Adaptive Equalizer |
| GS9064-CKD | 制造商:Rochester Electronics LLC 功能描述: 制造商:Gennum Corporation 功能描述: |
| GS9064-CKDE3 | 制造商:Gennum Corporation 功能描述:Cable Equalizer 16-Pin SOIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。