- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173638 > GS8342Q08AE-278 (GSI TECHNOLOGY) 4M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8342Q08AE-278 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 5/35頁 |
| 文件大小： | 1045K |
| 代理商： | GS8342Q08AE-278 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
GS8342Q08/09/18/36AE-278/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.06a 7/2008
13/35
2006, GSI Technology
FLXDrive-II Output Driver Impedance Control
HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to
VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be
5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is
between 175
Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts
in supply voltage and temperature. The SRAM’s output impedance circuitry compensates for drifts in supply voltage and
temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance
evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is
implemented with discrete binary weighted impedance steps.
SigmaQuad-II B2 Coherency and PPQs Through Functions
Because the SigmaQuad-II B2 read and write commands are loaded at the same time, there may be some confusion over what
constitutes “coherent” operation. Normally, one would expect a RAM to produce the just-written data when it is read immediately
after a write. This is true of the SigmaQuad-II B2 except in one cPQe, PQ is illustrated in the following diagram. If the user holds
the same address value in a given K clock cycle, loading the same address PQ a read address and then PQ a matching write address,
the SigmaQuad-II B2 will read or “PPQs-thru” the latest data input, rather than the data from the previously completed write
operation.
SigmaQuad-II B2 Coherency and PPQs Through Functions
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS84018AB-190 | 256K X 18 CACHE SRAM, 7.5 ns, PBGA119 |
| GS840E18AGT-150T | 256K X 18 CACHE SRAM, 10 ns, PQFP100 |
| GS840E18AT-166IT | 256K X 18 CACHE SRAM, 8.5 ns, PQFP100 |
| GS840F36AGT-10T | 128K X 36 CACHE SRAM, 10 ns, PQFP100 |
| GS840H18AT-100T | 256K X 18 CACHE SRAM, 12 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342Q09AE-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
| GS8342Q10BD-200 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342Q18AE-167 | 制造商:GSI 功能描述: 制造商:GSI Technology 功能描述: |
| GS8342Q18AE-167I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.5NS 165FPBGA - Trays |
| GS8342Q18AE-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。