- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173638 > GS8342Q08AE-278 (GSI TECHNOLOGY) 4M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8342Q08AE-278 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 35/35頁 |
| 文件大?。?/td> | 1045K |
| 代理商： | GS8342Q08AE-278 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁
GS8342Q08/09/18/36AE-278/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.06a 7/2008
9/35
2006, GSI Technology
Power-Up Sequence for SigmaQuad-II SRAMs
SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.
Power-Up Sequence
1. Power-up and maintain Doff at low state.
1a. Apply VDD.
1b. Apply VDDQ.
1c. Apply VREF (may also be applied at the same time as VDDQ).
2. After power is achieved and clocks (K, K, C, C) are stablized, change Doff to high.
3. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.
Note:
The DLL may be reset by driving the Doff pin low or by stopping the K clocks for at least 30 ns. 1024 cycles of clean K clocks are always required to re-
lock the DLL after reset.
DLL Constraints
The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (tKCVar ).
The DLL cannot operate at a frequency lower than that specified by the tKHKH maximum specification for the desired operating clock frequency.
If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during
the initial stage.
Power-Up Sequence (Doff controlled)
Power-Up Sequence (Doff tied High)
Note:
If the frequency is changed, DLL reset is required. After reset, a minimum of 1024 cycles is required for DLL lock.
Power UP Interval
Unstable Clocking Interval
DLL Locking Interval (1024 Cycles)
Normal Operation
K
VDD
VDDQ
VREF
Doff
Power UP Interval
Unstable Clocking Interval
Stop Clock Interval
DLL Locking Interval (1024 Cycles)
Normal Operation
K
VDD
VDDQ
VREF
Doff
30ns Min
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS84018AB-190 | 256K X 18 CACHE SRAM, 7.5 ns, PBGA119 |
| GS840E18AGT-150T | 256K X 18 CACHE SRAM, 10 ns, PQFP100 |
| GS840E18AT-166IT | 256K X 18 CACHE SRAM, 8.5 ns, PQFP100 |
| GS840F36AGT-10T | 128K X 36 CACHE SRAM, 10 ns, PQFP100 |
| GS840H18AT-100T | 256K X 18 CACHE SRAM, 12 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342Q09AE-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
| GS8342Q10BD-200 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342Q18AE-167 | 制造商:GSI 功能描述: 制造商:GSI Technology 功能描述: |
| GS8342Q18AE-167I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.5NS 165FPBGA - Trays |
| GS8342Q18AE-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。