- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄173638 > GS8342Q08AE-278 (GSI TECHNOLOGY) 4M X 8 DDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | GS8342Q08AE-278 |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 22/35頁 |
| 文件大?。?/td> | 1045K |
| 代理商： | GS8342Q08AE-278 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
GS8342Q08/09/18/36AE-278/250/200/167
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.06a 7/2008
29/35
2006, GSI Technology
SAMPLE/
PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
GSI
101
GSI private instruction.
1
RFU
110
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1. Instruction codes expressed in binary, MSB on left, LSB on right.
2. Default instruction automatically loaded at power-up and in test-logic-reset state.
JTAG Port Recommended Operating Conditions and DC Characteristics
Parameter
Symbol
Min.
Max.
Unit Notes
Test Port Input Low Voltage
VILJ
–0.3
0.3 * VDD
V
1
Test Port Input High Voltage
VIHJ
0.6 * VDD
VDD +0.3
V
1
TMS, TCK and TDI Input Leakage Current
IINHJ
–300
1
uA
2
TMS, TCK and TDI Input Leakage Current
IINLJ
–1
100
uA
3
TDO Output Leakage Current
IOLJ
–1
1
uA
4
Test Port Output High Voltage
VOHJ
VDD – 200 mV
—
V
5, 6
Test Port Output Low Voltage
VOLJ
—
0.4
V
5, 7
Test Port Output CMOS High
VOHJC
VDD – 100 mV
—
V
5, 8
Test Port Output CMOS Low
VOLJC
—
100 mV
V
5, 9
Notes:
1. Input Under/overshoot voltage must be –1 V < Vi < VDDn +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
2. VILJ ≤ VIN ≤ VDDn
3. 0 V
≤ VIN ≤ VILJn
4. Output Disable, VOUT = 0 to VDDn
5. The TDO output driver is served by the VDD supply.
6. IOHJ = –2 mA
7. IOLJ = + 2 mA
8. IOHJC = –100 uA
9. IOLJC = +100 uA
JTAG TAP Instruction Set Summary
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS84018AB-190 | 256K X 18 CACHE SRAM, 7.5 ns, PBGA119 |
| GS840E18AGT-150T | 256K X 18 CACHE SRAM, 10 ns, PQFP100 |
| GS840E18AT-166IT | 256K X 18 CACHE SRAM, 8.5 ns, PQFP100 |
| GS840F36AGT-10T | 128K X 36 CACHE SRAM, 10 ns, PQFP100 |
| GS840H18AT-100T | 256K X 18 CACHE SRAM, 12 ns, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342Q09AE-250 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 4M X 9 0.45NS 165FPBGA - Trays |
| GS8342Q10BD-200 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342Q18AE-167 | 制造商:GSI 功能描述: 制造商:GSI Technology 功能描述: |
| GS8342Q18AE-167I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.5NS 165FPBGA - Trays |
| GS8342Q18AE-200 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。