參數(shù)資料
型號(hào)： GS8161EV32BD-200
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 512K X 32 CACHE SRAM, 6.5 ns, PBGA165
封裝： 13 X 15 MM, 1 MM PITCH, FBGA-165
文件頁(yè)數(shù)： 4/34頁(yè)
文件大?。?/td> 864K
代理商： GS8161EV32BD-200
GS8161EV18B(T/D)/GS8161EV32B(D)/GS8161EV36B(T/D)
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 9/2004
12/34
2004, GSI Technology
Synchronous Truth Table
Operation
Address Used
State
Diagram
Key5
E1
ADSP
ADSC
ADV
W3
DQ4
Deselect Cycle, Power Down
None
X
H
X
L
X
High-Z
Read Cycle, Begin Burst
External
R
L
X
Q
Read Cycle, Begin Burst
External
R
L
H
L
X
F
Q
Write Cycle, Begin Burst
External
W
L
H
L
X
T
D
Read Cycle, Continue Burst
Next
CR
X
H
L
F
Q
Read Cycle, Continue Burst
Next
CR
H
X
H
L
F
Q
Write Cycle, Continue Burst
Next
CW
X
H
L
T
D
Write Cycle, Continue Burst
Next
CW
H
X
H
L
T
D
Read Cycle, Suspend Burst
Current
X
H
F
Q
Read Cycle, Suspend Burst
Current
H
X
H
F
Q
Write Cycle, Suspend Burst
Current
X
H
T
D
Write Cycle, Suspend Burst
Current
H
X
H
T
D
Notes:
1. X = Don’t Care, H = High, L = Low
2. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
3. G is an asynchronous input. G can be driven high at any time to disable active output drivers. G low can only enable active drivers (shown
as “Q” in the Truth Table above).
4. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish
basic synchronous or synchronous burst operations and may be avoided for simplicity.
5. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See BOLD items above.
6. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See ITALIC items above.
相關(guān)PDF資料
PDF描述
GS8161Z18DGD-200IVT 1M X 18 ZBT SRAM, 6.5 ns, PBGA165
GS8161Z18DT-250IV 1M X 18 ZBT SRAM, 5.5 ns, PQFP100
GS8161Z18DT-200T 1M X 18 ZBT SRAM, 6.5 ns, PQFP100
GS816218 1M x 18, 512K x 36 18Mb S/DCD Sync Burst SRAMs
GS816236D-150IT 512K X 36 CACHE SRAM, 7.5 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8161FZ18BD 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Flow Through Synchronous NBT SRAM
GS8161FZ18BD-5.5 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Flow Through Synchronous NBT SRAM
GS8161FZ18BD-5.5I 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Flow Through Synchronous NBT SRAM
GS8161FZ18BD-6.5 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Flow Through Synchronous NBT SRAM
GS8161FZ18BD-6.5I 制造商:GSI 制造商全稱:GSI Technology 功能描述:18Mb Flow Through Synchronous NBT SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*