參數(shù)資料
型號: GCIXF440ACT
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項-數(shù)據(jù)表參考
文件頁數(shù): 86/128頁
文件大?。?/td> 1262K
代理商: GCIXF440ACT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
86
Datasheet
6.7.1
Synchronization
The IXF1002 implements the synchronization process as defined in IEEE 802.3z. The
synchronization process is responsible for determining whether the underlying receive channel is
ready for operation.
Every set of ten bits transferred onto the line are called a Code-group. Ordered set consist of either
one, two, or four code-groups where the first code-group is a special code-group. The seven bit
comma string is defined as either b
xxx0011111
(comma+) or b
xxx1100000
(comma-).
Code-group synchronization is acquired by the detection of three ordered sets, containing comma
strings in their first code group without receiving invalid code-group errors in between these three
ordered sets.
6.7.1.1
Comma detect
When the Physical Medium Attachment (PMA) sublayer, which is a part of the PHY, detects a
comma within the incoming rx_bit stream, it may realign its current code-group boundary to that of
the received comma. During reception of a comma, the comdet_{i} signal is asserted by the PHY.
Detection of a comma is done by the PHY only when the encdet_{i} signal is asserted. Assertion of
PORT_MODE<FXECD> bit, will cause the encdet_{i} signal to be continuously asserted.
Deassertion of this bit will cause assertion of the encdet_{i} signal only during
loss-of-synchronization mode.
6.7.2
Auto-Negotiation
The IXF1002 implements the Auto-Negotiation process as defined in IEEE 802.3z, including full
support of next page exchange.
The Auto-Negotiation process provides the means to exchange configuration information between
the local device and the link partner device, and to automatically configure both devices to
maximum advantage of their abilities. The receive and transmit flow-control working mode, which
is resolved by the priority resolution function of the Auto-Negotiation, will be reflected in the
GPCS_STT register. (see
Section 3.2.5.9
).
The Auto-Negotiation process starts with no need of management interference. For restarting
Auto-Negotiation with ability advertised values other than the default, updating should be done in
AN_ADV register and then the MII_CTL<RESAN> bit, should be asserted. Disable
Auto-Negotiation by deasserting MII_CTL<ANENBL> bit. This will immediately start data
transmission and reception in the default mode.
相關(guān)PDF資料
PDF描述
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:60 系列:SCC 處理器類型:Z380 特點:全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
GCIXP1200GC 功能描述:IC MPU NETWORK 232MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標準包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點:- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤