參數(shù)資料
型號： GCIXF440ACT
英文描述： Controller Miscellaneous - Datasheet Reference
中文描述： 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù)： 30/128頁
文件大?。?/td> 1262K
代理商： GCIXF440ACT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
30
Datasheet
3.2.3
Configuration Registers
The following sections describe the individual configuration registers.
3.2.3.1
Transmit and Receive Error Mode Register
Mnemonic: TX_RX_ERR
Address: 20H
–
21H
This register defines the actions to be performed following a transmit or receive error.
When a receive packet with a specific event is programmed to be passed, the corresponding
packets are not discarded and are transferred as regular packets. The transmit and receive events
are reported in the transmit and receive status register (TX_RX_STT) and can generate an interrupt
according to the interrupt enable register (INT_EN).
If a specific event is not programmed to enable reception of a packet, the corresponding packets are
discarded from the receive FIFO. Failure will be reported onto the rxfail signal if the packet has
already started to be transferred onto the IX Bus. If a packet with multiple errors is to be passed, all
corresponding bits must be set.
Bit Name
PFLC
—
PMER
PRTL
PSRT
—
PCRC
POVF
—
Bit #
15
14
13
12
11
10
9
8
7:1
Bit Description
Pass flow-control packets.
RESERVED
Pass packets with GMII error.
Pass too long packets.
Pass short packets.
RESERVED
Pass CRC error packets.
Pass FIFO overflow.
RESERVED
Stop transmission after FIFO underflow.
When set, the transmit FIFO is flushed and transmission stops if an underflow occurs.
When transmission is stopped after FIFO underflow, flow-control packets can still be
transmitted. A value of 1 in this bit will be followed by activation of PKEV interrupt if it is
enabled (see
Section 3.2.2.1
), and not by the port stop interrupt.
When reset, if an underflow occurs the packet will be flushed from the transmit FIFO, and
the following packet will be transmitted.
UNFS
0
Access Rules
Register
access
Value
after
reset
R/W
0000H
A4973-01
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
P
F
L
C
P
M
E
R
P
R
T
L
P
S
R
T
P
C
R
C
P
O
V
F
U
N
F
S
相關(guān)PDF資料
PDF描述
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
GCIXP1200GC 功能描述:IC MPU NETWORK 232MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE（27x27） 包裝:托盤
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報(bào)價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*