參數(shù)資料
型號: GCIXF440ACT
英文描述: Controller Miscellaneous - Datasheet Reference
中文描述: 控制器雜項(xiàng)-數(shù)據(jù)表參考
文件頁數(shù): 13/128頁
文件大?。?/td> 1262K
代理商: GCIXF440ACT
Intel
IXF1002 Dual Port Gigabit Ethernet Controller
Datasheet
13
fdat<63:0>
I/O
FIFO data bus.
In full-64 mode:
fdat<63:0> (I/O) carries the data to be written to the transmit FIFO or read
from the receive FIFO of the selected port.
In split mode:
fdat<31:0> (output) carries the data to be read from the receive FIFO of the
selected port.
fdat<63:32> (input) carries the data to be written to the transmit FIFO of the
selected port.
In narrow mode:
fdat<31:0> (I/O) carries the data to be written to the transmit FIFO or to be
read from the receive FIFO of the selected port.
fdat<63:32> should be connected to pull up resistors.
FIFO byte enable.
In full-64 mode:
During transmit, fbe_l<7:0> indicates which of the bytes driven onto
fdat<63:0> contain valid data (valid bytes need to be contiguous and at least
one byte must be valid). During receive, fbe_l<7:0> indicates which bytes
are valid. Each fbe_l signal relates to a different fdat byte (for example,
fbe_l<0> relates to fdat<7:0> and fbe_l<5> relates to fdat<47:40>).
In split mode:
fbe_l<3:0> (output) relates to fdat<31:0> that is directed out of the port
(receive FIFO).
fbe_l<7:4> (input) indicates valid data on fdat<63:32> that is directed into
the port (transmit FIFO).
In narrow mode:
fbe_l<3:0> (I/O) relates to fdat<31:0> that is directed in/out of the port.
fbe_l<7:4> should be connected to pull up resistors.
Receive keep.
When asserted, this signal causes the last read data to be kept in the receive
FIFO. May be asserted only with rxsel_l assertion.
Start of packet.
In full-64 mode and in narrow mode (sop
I/O):
When asserted during transmit, indicates that the first data in the packet is
transferred to the transmit FIFO. During receive, this signal is asserted when
the first data in the packet is transferred from the receive FIFO to the IX Bus.
In split mode (sop_rxf
output):
During receive, this signal is asserted when the first data in the packet is
transferred from the receive FIFO to the IX Bus.
Start of packet.
In full-64 mode and in narrow mode:
This signal is not in use and should be connected to a pull up resistor.
In split mode:
During transmit, indicates that the first data in the packet is written to the
transmit FIFO.
fbe_l<7:0>
I/O
rxkep
I
sop/sop_rxf
I/O
sop_txf
I
Table 2. Signal Descriptions (Sheet 3 of 6)
Signal Name
I/O
Pin Description
相關(guān)PDF資料
PDF描述
GCIXP1250-166 Microprocessor
GCIXP1250-200 Microprocessor
GCIXP1250-232 Microprocessor
GCK101 Analog IC
GCK131 Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GCIXP1200EB 功能描述:IC NETWRK PROCESSR 200MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200FC 功能描述:IC NETWRK PROCESSR 232MHZ 432BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GA 功能描述:IC MPU NETWORK 166MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:60 系列:SCC 處理器類型:Z380 特點(diǎn):全靜電 Z380 CPU 速度:20MHz 電壓:5V 安裝類型:表面貼裝 封裝/外殼:144-LQFP 供應(yīng)商設(shè)備封裝:144-LQFP 包裝:托盤
GCIXP1200GB 功能描述:IC MPU NETWORK 200MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤
GCIXP1200GC 功能描述:IC MPU NETWORK 232MHZ 432-BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微處理器 系列:- 標(biāo)準(zhǔn)包裝:40 系列:MPC83xx 處理器類型:32-位 MPC83xx PowerQUICC II Pro 特點(diǎn):- 速度:267MHz 電壓:0.95 V ~ 1.05 V 安裝類型:表面貼裝 封裝/外殼:516-BBGA 裸露焊盤 供應(yīng)商設(shè)備封裝:516-PBGAPGE(27x27) 包裝:托盤