參數(shù)資料
型號(hào): FW323
英文描述: 1394A PCI PHY/Link Open Host Controller Interface
中文描述: 1394A端口物理層的PCI /鏈接開放主機(jī)控制器接口
文件頁數(shù): 14/152頁
文件大?。?/td> 1625K
代理商: FW323
14
Agere Systems Inc.
FW323 05
1394A PCI PHY/Link Open Host Controller Interface
Data Sheet, Rev. 2
October 2001
Pin Information
(continued)
Table 1. Pin Descriptions
Pin
1
2
3
Symbol*
VDD
VSS
CARDBUSN
* Active-low signals within this document are indicated by an N following the symbol names.
Type
I
Description
Power.
Ground.
CardBusN (Active-Low).
Selects mode of operation for
PCI output buffers. Tie low for cardbus operation, high
for PCI operation. An internal pull-up is provided to force
buffers to PCI mode, if no connection is made to this
pin.
No Connect.
Cable Not Active.
CNA output is provided for use in
legacy power management systems.
Nand Tree Test Output.
When the chip is placed into
the NAND tree test mode, the pin is the output of the
NAND tree logic. This pin is not used during functional
operation.
Test.
Used for device testing. Tie to VSS.
ROM Clock.
ROM Address/Data.
Test.
Used for device testing. Tie to VSS.
Power.
Ground.
CLKRUNN (Active-Low).
Optional signal for PCI
mobile environment. If not used, CLKRUNN pin needs
to be pulled down to VSS for correct operation.
PCI Interrupt (Active-Low).
PCI Reset (Active-Low).
PCI Grant Signal (Active-Low).
PCI Request Signal (Active-Low).
PCI Power Management Event (Active-Low).
Power.
PCI Clock Input.
33 MHz.
Ground.
PCI Address/Data Bit.
PCI Address/Data Bit.
PCI Address/Data Bit.
PCI Address/Data Bit.
Power.
Ground.
PCI Address/Data Bit.
PCI Address/Data Bit.
PCI Address/Data Bit.
PCI Address/Data Bit.
Ground.
PCI Command/Byte Enable (Active-Low).
PCI ID Select.
PCI Address/Data Bit.
4
5
NC
CNA
O
6
NANDTREE
O
7
8
9
10
11
12
13
TEST1
ROM_CLK
ROM_AD
TEST0
VDD
VSS
CLKRUNN
I
I/O
I/O
I
I/O
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
PCI_INTAN
PCI_RSTN
PCI_GNTN
PCI_REQN
PCI_PMEN
VDD
PCI_CLK
VSS
PCI_AD[31]
PCI_AD[30]
PCI_AD[29]
PCI_AD[28]
VDD
VSS
PCI_AD[27]
PCI_AD[26]
PCI_AD[25]
PCI_AD[24]
VSS
PCI_CBEN[3]
PCI_IDSEL
PCI_AD[23]
O
I
I
O
O
I
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I
I/O
相關(guān)PDF資料
PDF描述
FW32305 1394A PCI PHY/Link Open Host Controller Interface
FW352
FW501 TRANSISTOR | MOSFET | N-CHANNEL | 30V V(BR)DSS | 7A I(D) | SO
FW801A Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
FW801A-DB Low-Power PHY IEEE 1394A-2000 One-Cable Transceiver/Arbiter Device
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
FW32305 制造商:AGERE 制造商全稱:AGERE 功能描述:1394A PCI PHY/Link Open Host Controller Interface
FW32306 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW323061394 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW323061394A 制造商:AGERE 制造商全稱:AGERE 功能描述:PCI PHY/Link Open Host Controller Interface
FW-33-01-G-D-200-065 制造商:Samtec Inc 功能描述:CONN BD STACKER HDR 66 POS 1.27MM SLDR ST TH - Bulk