參數(shù)資料
型號: EM6821TQ52B
英文描述: Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0&degC to 70°C; Package: 8-EPSOIC
中文描述: 微控制器
文件頁數(shù): 13/69頁
文件大小: 852K
代理商: EM6821TQ52B
EM6821
10/01, Revision A/386
Copyright
2001, EM Microelectronic-Marin SA
20
www.emmicroelectronic.com
6.6 Port Serial
The EM6821 contains a simple, half duplex three wire synchronous type serial interface., which can be used to
program or read an external EEPROM, ADC, ... etc.
For data reception, a shift-register converts the serial input data on the SIN(PSP[0]) terminal to a parallel format,
which is subsequently read by the CPU in registers RegSDataL and RegSDataH for low and high nibble. To
transmit data, the CPU loads data into the shift register, which then serializes it on the SOUT(PSP[2]) terminal.
It is possible for the shift register to simultaneously shift data out on the SOUT terminal and shift data on the
SIN terminal. In Master mode, the shifting clock is supplied internally by the Prescaler : one of three prescaler
frequencies are available, Ck[16], Ck[15] or Ck[14]. In Slave mode, the shifting clock is supplied externally on
the SCLKIn(PSP[3]) terminal. In either mode, it is possible to program : the shifting edge, shift MSB first or LSB
first and direct shift output. All these selection are done in register RegSCntl1 and RegSCntl2.
The PSP[3..0] terminal configuration is shown in Figure 14. When the Serial Interface is active then :
PSP[1] {Ready / CS) is outputting the ready (slave mode) or the CS signal (master mode).
PSP[2] {SOUT} is always an output.
PSP[0] {SIN} is always an input.
PSP[3] {SCLK} is an output for Master mode {SCLKOut} and an input for Slave mode {SCLKIn}
6.6.1 4-bit Parallel I/O
Selecting OM[1],OM[0] = ‘1’ in register RegSCntl2 the PSP[3:0] terminals are configured as a 4-bit Output.
Output data is stored in the register RegSPData .
The RegSPData is defined as a read/write register, but what is read is not the register output, but the port
PSP[3:0] terminal values
Selecting OM[1],OM[0] = ‘0’ in register RegSCntl2 the PSP[3:0] outputs are cut off (tristate). The terminals can
be used as inputs with individual (bit-wise) pull-up or pull-down settings.
Independent of the selected configuration, the PSP[3:0] terminal levels are always readable.
Figure 13. Serial Interface Architecture
Shift Complete
(8th Shift Clock)
8 Bit Shift Register
Serial Input Data
from SIN
terminal
IRQSerial
Serial Output Data
to SOUT Terminal
Serial Master Clock Output
SCLKOut to SCLK Terminal
Internal Master Clock Source
(from Prescaler)
M
U
X
External Slave Clock Source
(SCLKIn from SCLK terminal)
Mode
Start Direct MSB/LSB
Status
Shift
First
Control Logic
Clock
Enable
Shift CK
Status to
CS/ Ready
Terminal
Control
&
Status
Registers
Reset
Start
W rite
Read
Tx
Rx
4-Bit Internal Data Bus
High-Z to all
SP[3:0] Terminals
相關(guān)PDF資料
PDF描述
EM6821TQ52D Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 8-SOIC
EM73MA89B Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 8-EPSOIC T&R
EM78156E Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0&degC to 70°C; Package: 14-SOIC
EM78458 Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: 0&degC to 70°C; Package: 16-QFN
EM78459 Dual Advanced Synchronous Rectified Buck MOSFET Drivers with Pre-POR OVP; Temperature Range: -40°C to 85°C; Package: 14-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EM685 制造商:Distributed By MCM 功能描述:UTILITY MOTOR
EM68C16CWVB-25H 制造商:Etron 功能描述:DDRII SDRAM,1Gb,64M*16,Pb & Halogen free
EM6A8160TSA 制造商:ETRON 制造商全稱:ETRON 功能描述:4M x 16 DDR Synchronous DRAM (SDRAM)
EM6A8160TSA-5G 制造商:ETRON 制造商全稱:ETRON 功能描述:4M x 16 DDR Synchronous DRAM (SDRAM)
EM6A9160 制造商:ETRON 制造商全稱:ETRON 功能描述:8M x 16 DDR Synchronous DRAM (SDRAM)