參數資料
型號： DTMFDECODER-RD
廠商： Silicon Laboratories Inc
文件頁數： 6/178頁
文件大?。?/td> 0K
描述： KIT REF DESIGN DTMF DECODER
應用說明： DTMF Decoder Ref Design AppNote
標準包裝： 1
主要目的： 電信，DTMF 解碼器
嵌入式： 否
已用 IC / 零件： C8051F300
主要屬性： 8kHz 采樣速率模數轉換器
次要屬性： 16 個 Goertzel 濾波器
已供物品： 板，軟件
產品目錄頁面： 627 (CN2011-ZH PDF)
相關產品： 336-1535-5-ND - IC 8051 MCU 8K FLASH 14-SOIC
C8051F300-GMR-ND - IC 8051 MCU 8K FLASH 11QFN
336-1245-ND - IC 8051 MCU 8K FLASH 11QFN
其它名稱： 336-1283
GND
/PORT-OUTENABLE
PORT-OUTPUT
PUSH-PULL
VDD
/WEAK-PULLUP
(WEAK)
PORT
PAD
ANALOG INPUT
Analog Select
PORT-INPUT
Rev. 2.9
103
C8051F300/1/2/3/4/5
12. Port Input/Output
Digital and analog resources are available through a byte-wide digital I/O Port, Port0. Each of the Port pins
can be defined as general-purpose I/O (GPIO), analog input, or assigned to one of the internal digital
resources as shown in Figure 12.3. The designer has complete control over which functions are assigned,
limited only by the number of physical I/O pins. This resource assignment flexibility is achieved through the
use of a Priority Crossbar Decoder. Note that the state of a Port I/O pin can always be read in the corre-
sponding Port latch, regardless of the Crossbar settings.
The Crossbar assigns the selected internal digital resources to the I/O pins based on the Priority Decoder
(Figure 12.3 and Figure 12.4). The registers XBR0, XBR1, and XBR2, defined in SFR Definition 12.1, SFR
Definition 12.2, and SFR Definition 12.3 are used to select internal digital functions.
All Port I/Os are 5 V tolerant (refer to Figure 12.2 for the Port cell circuit). The Port I/O cells are configured
as either push-pull or open-drain in the Port0 Output Mode register (P0MDOUT). Complete Electrical
Specifications for Port I/O are given in Table 12.1 on page 110.
XBR0, XBR1,
XBR2 Registers
Digital
Crossbar
Priority
Decoder
SYSCLK
2
(I
nt
ernal
Di
g
ital
S
ignals)
Highest
Priority
Lowest
Priority
P0
I/O
Cells
P0.0
P0.7
8
P0MDOUT,
P0MDIN Registers
SMBus
UART
T0, T1
2
4
PCA
P0
Port Latch
(P0.0-P0.7)
8
CP0
Outputs
2
Figure 12.1. Port I/O Functional Block Diagram
Figure 12.2. Port I/O Cell Block Diagram
相關PDF資料
PDF描述
UPZ2E121MND9 CAP ALUM 120UF 250V 20% RADIAL
A3KKB-1036M IDC CABLE - APK10B/AE10M/APK10B
UVR2G101MRD6 CAP ALUM 100UF 400V 20% RADIAL
LLS2A102MELZ CAP ALUM 1000UF 100V 20% SNAP
SI5310-EVB BOARD EVALUATION FOR SI5310
相關代理商/技術參數
參數描述
DTMG5812L WAF 制造商:ON Semiconductor 功能描述:
DTMG5852L WAF 制造商:ON Semiconductor 功能描述:
DTMH04-2PA 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP A KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, A KEY, 2WAY, Series:DTMH, No. of Positions:2, Gender:Receptacle, No. of Rows:1 , RoHS Compliant: Yes
DTMH04-2PB 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP B KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes
DTMH04-2PC 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP C KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*