參數(shù)資料
型號: DTMFDECODER-RD
廠商: Silicon Laboratories Inc
文件頁數(shù): 51/178頁
文件大小: 0K
描述: KIT REF DESIGN DTMF DECODER
應用說明: DTMF Decoder Ref Design AppNote
標準包裝: 1
主要目的: 電信,DTMF 解碼器
嵌入式:
已用 IC / 零件: C8051F300
主要屬性: 8kHz 采樣速率模數(shù)轉(zhuǎn)換器
次要屬性: 16 個 Goertzel 濾波器
已供物品: 板,軟件
產(chǎn)品目錄頁面: 627 (CN2011-ZH PDF)
相關產(chǎn)品: 336-1535-5-ND - IC 8051 MCU 8K FLASH 14-SOIC
C8051F300-GMR-ND - IC 8051 MCU 8K FLASH 11QFN
336-1245-ND - IC 8051 MCU 8K FLASH 11QFN
其它名稱: 336-1283
C8051F300/1/2/3/4/5
144
Rev. 2.9
The C/T0 bit (TMOD.2) selects the counter/timer's clock source. When C/T0 is set to logic 1, high-to-low
transitions at the selected Timer 0 input pin (T0) increment the timer register (Refer to Section
“12.1. Priority Crossbar Decoder” on page 104 for information on selecting and configuring external I/O
pins). Clearing C/T selects the clock defined by the T0M bit (CKCON.3). When T0M is set, Timer 0 is
clocked by the system clock. When T0M is cleared, Timer 0 is clocked by the source selected by the Clock
Scale bits in CKCON (see SFR Definition 15.3).
Setting the TR0 bit (TCON.4) enables the timer when either GATE0 (TMOD.3) is logic 0 or the input signal
/INT0 is active as defined by bit IN0PL in register IT01CF (see SFR Definition 8.11). Setting GATE0 to ‘1’
allows the timer to be controlled by the external input signal /INT0 (see Section “8.3.5. Interrupt Register
Descriptions” on page 75), facilitating pulse width measurements.
TR0
GATE0
/INT0
Counter/Timer
*Note: X = Don't Care
Setting TR0 does not force the timer to reset. The timer registers should be loaded with the desired initial
value before the timer is enabled.
TL1 and TH1 form the 13-bit register for Timer 1 in the same manner as described above for TL0 and TH0.
Timer 1 is configured and controlled using the relevant TCON and TMOD bits just as with Timer 0. The
input signal /INT1 is used with Timer 1; the /INT1 polarity is defined by bit IN1PL in register IT01CF (see
TCLK
TL0
(5 bits)
TH0
(8 bits)
TC
O
N
TF0
TR0
TR1
TF1
IE1
IT1
IE0
IT0
Interrupt
TR0
0
1
0
1
SYSCLK
Pre-scaled Clock
CKCON
T
2
M
H
S
C
A
0
S
C
A
1
T
2
M
L
T
1
M
T
0
M
TMOD
T
1
M
1
T
1
M
0
C
/
T
1
G
A
T
E
1
G
A
T
E
0
C
/
T
0
T
0
M
1
T
0
M
0
GATE0
/INT0
T0
Crossbar
IT01CF
I
N
1
S
L
1
I
N
1
S
L
0
I
N
1
S
L
2
I
N
1
P
L
I
N
0
P
L
I
N
0
S
L
2
I
N
0
S
L
1
I
N
0
S
L
0
IN0PL
XOR
Figure 15.1. T0 Mode 0 Block Diagram
0
X*
Disabled
10
X*
Enabled
1
0
Disabled
111
Enabled
相關PDF資料
PDF描述
UPZ2E121MND9 CAP ALUM 120UF 250V 20% RADIAL
A3KKB-1036M IDC CABLE - APK10B/AE10M/APK10B
UVR2G101MRD6 CAP ALUM 100UF 400V 20% RADIAL
LLS2A102MELZ CAP ALUM 1000UF 100V 20% SNAP
SI5310-EVB BOARD EVALUATION FOR SI5310
相關代理商/技術(shù)參數(shù)
參數(shù)描述
DTMG5812L WAF 制造商:ON Semiconductor 功能描述:
DTMG5852L WAF 制造商:ON Semiconductor 功能描述:
DTMH04-2PA 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP A KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, A KEY, 2WAY, Series:DTMH, No. of Positions:2, Gender:Receptacle, No. of Rows:1 , RoHS Compliant: Yes
DTMH04-2PB 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP B KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, B KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes
DTMH04-2PC 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE DTM HI TEMP C KEY 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY 制造商:TE Connectivity / Deutsch 功能描述:RECEPTACLE, DTM HI TEMP, C KEY, 2WAY; Series:DTMH; Gender:Receptacle; No. of Contacts:2; No. of Rows:1; Contact Gender:Pin; Connector Mounting:Cable; Connector Shell Size:-; Contact Termination:Crimp; Contact Material:Copper; Contact;RoHS Compliant: Yes