- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377000 > DSP1629 TVS 400W 64V UNIDIRECT SMA PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP1629 |
| 英文描述： | TVS 400W 64V UNIDIRECT SMA |
| 中文描述： | DSP1629數(shù)字信號(hào)處理器 |
| 文件頁(yè)數(shù)： | 32/126頁(yè) |
| 文件大?。?/td> | 1993K |
| 代理商： | DSP1629 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)當(dāng)前第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
Data Sheet
March 2000
DSP1629 Digital Signal Processor
32
Lucent Technologies Inc.
4 Hardware Architecture
(continued)
Await Bit of the alf Register
Setting the AWAIT bit of the alf register causes the pro-
cessor to go into the standard sleep state or power-sav-
ing standby mode. Operation of the AWAIT bit is the
same as in the DSP1610, DSP1611, DSP1616,
DSP1617, and DSP1618. In this mode, the minimum
circuitry required to process an incoming interrupt re-
mains active, and the PLL remains active if enabled. An
interrupt will return the processor to the previous state,
and program execution will continue. The action result-
ing from setting the AWAIT bit and the action resulting
from setting bits in the powerc register are mostly inde-
pendent. As long as the processor is receiving a clock,
whether slow or fast, the DSP may be put into standard
sleep mode with the AWAIT bit. Once the AWAIT bit is
set, the STOP pin can be used to stop and later restart
the processor clock, returning to the standard sleep
state. If the processor clock is not running, however, the
AWAIT bit cannot be set.
Power Management Sequencing
There are important considerations for sequencing the
power management modes. The small-signal clock in-
put
circuit has a start-up delay which must be taken into ac-
count, and the PLL requires a delay to reach lock-in. Al-
so, the chip may or may not need to be reset following a
return from a low-power state.
Devices with a small-signal input clocking option may
use the XTLOFF bit in the powerc register to power
down the on-chip oscillator or small-signal circuitry,
thereby reducing the power dissipation. When reen-
abling the oscillator or the small-signal circuitry, it is im-
portant to bear in mind that a start-up interval exists
during which time the clocks are not stable.
Two scenarios exist here:
1. Immediate Turn-Off, Turn-On with RSTB: This sce-
nario applies to situations where the target device is
not required to execute any code while the small-sig-
nal input circuit is powered down and where restart
from a reset state can be tolerated. In this case, the
processor clock derived from either the oscillator or
the small-signal input is running when XTLOFF is as-
serted. This effectively stops the internal processor
clock. When the system chooses to reenable the os-
cillator or small-signal input, a reset of the device will
be required. The reset pulse must be of sufficient du-
ration for the small-signal start-up interval to be sat-
isfied (required for the small-signal input circuit to
reach its dc operating point). A minimum reset pulse
of 20 μs will be adequate. The falling edge of the re-
set signal, RSTB, will asynchronously clear the
XTLOFF field, thus reenabling the power to the
small-signal circuitry. The target DSP will then start
execution from a reset state, following the rising
edge of RSTB.
2. Running from Slow Clock While XTLOFF Active: The
second scenario applies to situations where the de-
vice needs to continue execution of its target code.
In this case, the device switches to the slow ring os-
cillator clock first, by enabling the SLOWCKI field.
Then, if the small-signal input is being used, power
down this circuitry by writing a 1 to the XTLOFF field.
Two nops are needed in between the two write oper-
ations to the powerc register. The target device will
then continue execution of its code at slow speed,
while the small-signal input clock is turned off.
Switching from the slow clock back to the high-speed
clock is then accomplished in three user steps. First,
XTLOFF is cleared. Then, a user-programmed rou-
tine sets the internal timer to a delay to wait for the
small-signal input oscillations to become stable.
When the timer counts down to zero, the high-speed
clock is selected by clearing the SLOWCKI field, ei-
ther in the timer's interrupt service routine or follow-
ing a timer polling loop. If PLL operation is desired,
then an additional routine is necessary to enable the
PLL and wait for it to lock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP16410C | TVS 400W 7.0V UNIDIRECT SMA |
| DSP16410 | 16-bit fixed point DSP with Flash |
| DSP25-16AR | Phase-leg Rectifier Diode |
| DSP25 | Phase-leg Rectifier Diode |
| DSP25-12A | Phase-leg Rectifier Diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP1629BA10K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K12.5IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA10K16.7IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
| DSP1629BA10K19.2IR | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor |
| DSP1629BA16K10IT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。