參數(shù)資料
型號: DSP1629
英文描述: TVS 400W 64V UNIDIRECT SMA
中文描述: DSP1629數(shù)字信號處理器
文件頁數(shù): 29/126頁
文件大?。?/td> 1993K
代理商: DSP1629
Data Sheet
March 2000
DSP1629 Digital Signal Processor
Lucent Technologies Inc.
29
4 Hardware Architecture
(continued)
PLL Programming Examples
The following section of code illustrates how the PLL would be initialized on powerup, assuming the following oper-
ating conditions:
I
CKI input frequency = 10 MHz
I
Internal clock and CKO frequency = 50 MHz
I
VCO frequency = 100 MHz
I
Input divide down count N = 2 (Set
Nbits[2:0]
= 000 to get N = 2, as described in Table 32.)
I
Feedback down count M = 20 (Set
Mbits[4:0]
= 10010 to get M = 18 + 2 = 20, as described in Table 32.)
The device would come out of reset with the PLL disabled and deselected.
pllinit:
pllc
= 0x2912
pllc
= 0xA912 /* Power on PLL, but PLL remains deselected */
call pllwait
/* Loop to check for LOCK flag assertion */
pllc
= 0xE912 /* Select high-speed, PLL clock */
goto start
/* User's code, now running at 50 MHz */
pllwait: if lock return
goto pllwait
/* Running CKI input clock at 10 MHz, set up counters in PLL */
Programming examples which illustrate how to use the PLL with the various power management modes are listed
in Section 4.13.
Latency
The switch between the CKI-based clock and the PLL-based clock is synchronous. This method results in the actual
switch taking place several cycles after the PLLSEL bit is changed. During this time, actual code can be executed,
but it will be at the previous clock rate. Table 12 shows the latency times for switching between CKI-based and PLL-
based clocks. In the example given, the delay to switch to the PLL source is 1—4 CKO cycles and to switch back is
11—31 CKO cycles.
Frequency Accuracy and Jitter
When using the PLL to multiply the input clock frequency up to the instruction clock rate, it is important to realize
that although the average frequency of the internal clock and CKO will have about the same relative accuracy as
the input clock, noise sources within the DSP will produce jitter on the PLL clock such that each individual clock
period will have some error associated with it. The PLL is guaranteed only to have sufficiently low jitter to operate
the DSP, and thus, this clock should not be used as an input to jitter-sensitive devices in the system.
V
DDA
and V
SSA
Connections
The PLL has its own power and ground pins, V
DDA
and V
SSA
. Additional filtering should be provided for V
DDA
in the
form of a ferrite bead connected from V
DDA
to V
DD
and two decoupling capacitors (4.7
μ
F tantalum in parallel with
a 0.01
μ
F ceramic) from V
DDA
to V
SS
. V
SSA
can be connected directly to the main ground plane. This recommen-
dation is subject to change and may need to be modified for specific applications depending on the characteristics
of the supply noise.
Note:
For devices with the CMOS clock input option, the CKI2 pin should be connected to V
SSA
.
Table 12. Latency Times for Switching Between CKI and PLL-Based Clocks
Minimum Latency (Cycles)
1
M/N + 1
Maximum Latency (Cycles)
N + 2
M + M/N + 1
Switch to PLL-Based Clock
Switch from PLL-based Clock
相關(guān)PDF資料
PDF描述
DSP16410C TVS 400W 7.0V UNIDIRECT SMA
DSP16410 16-bit fixed point DSP with Flash
DSP25-16AR Phase-leg Rectifier Diode
DSP25 Phase-leg Rectifier Diode
DSP25-12A Phase-leg Rectifier Diode
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DSP1629BA10K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K12.5IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1629BA10K16.7IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC
DSP1629BA10K19.2IR 制造商:未知廠家 制造商全稱:未知廠家 功能描述:16-Bit Digital Signal Processor
DSP1629BA16K10IT 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|16-BIT|CMOS|BGA|144PIN|PLASTIC