- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1915 > DS26303LN-75+A3 (Maxim Integrated Products)IC LIU E1/T1/J1 3.3V 144-ELQFP PDF資料下載
參數(shù)資料
| 型號： | DS26303LN-75+A3 |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/101頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU E1/T1/J1 3.3V 144-ELQFP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 1 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 8/8 |
| 規(guī)程： | T1/E1/J1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-LQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 144-LQFP 裸露焊盤 |
| 包裝： | 托盤 |
| 其它名稱： | 90-26303+7N3 |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁
DS26303: 3.3V, T1/E1/J1, Short-Haul, Octal Line Interface Unit
100 of 101
13 DOCUMENT REVISION HISTORY
REVISION
DESCRIPTION
072205
New product release.
060606
Removed references to 160-ball PBGA package.
Deleted Special Test Functions and Metal Options sections (formerly Section 6.10 and 6.10.1).
Updated Package Drawing in Section 11.
082306
Corrected various typos.
020107
Added descriptions of feature enhancements implemented in Revision A2:
1) Programmable corner frequency for the jitter attenuator in E1 mode (Section 5.1.3).
2) Fully internal impedance matching option for RTIP/RRING (Section 5.1.1).
3) Option for system-side deployment of BERT (Section 5.1.1.).
4) Revised B8ZS/HDB3 sections for clarification of functions (Section 6.3.3, 6.3.4).
See below for additional/specific changes made.
(Page 6) Section 1: Detailed Description, paragraph 8: clarified transformer for transmit and
receive path (see sentence).
(Page 8) Table 2-2: Added specification: “Defines the 2048kHz synchronization interface
(Chapter 13). Contact factory for usage details.”
(Pages 11 to 18) Table 4-1: Updated “Function” descriptions for the following pins: TTIPn,
TRINGn, TPOSn/TDATAn, TNEGn, TCLKn, RPOSn/RDATAn, RNEGn/CVn, RLOSn, CLKA,
MODSEL, CSB/JAS, SCLK/ALE/ASB/TS2, RDB/RWB/TS1, SDI/WRB/DSB/T0,
SDO/RDY/ACKB/RIMPOFF, Dn/ADn/LPn, An/GMCn, CLKE, TVDDn; removed RXPROBEA1
(pin 35), scan_do (pin 113), scan_di (pin 106), scan_clk (pin 3), scan_en (pin 140), and BSWP
(pin 28); changed scan_mode (pin 94) to N.C.
(Page 19) Figure 4-1: Removed BSWP (pin 28), RXPROBEA1 (pin 35), RXPROBEC1 (pin 68),
RXPROBEB1 (pin 75); changed scan_mode to N.C. (pin 94).
(Page 20) Table 4-2: Changed scan_mode to N.C. (pin 94).
(Page 21) Section 4.1.2: Serial Port Operation. Deleted portion of sentence “All serial port
accesses are LSB first <when BSWP pin is low and MSB first when BSWP is high>.”
(Page 22) Section 4.1.4: Interrupt Handling. Updated whole section.
(Page 24) Section 5: Registers. Updated second and third sentence in first paragraph.
(Page 24) Table 5-1: Changed G.772 Monitor Configuration (GMC) to G.772 Monitor Control;
added “Status” to AIS register description; changed ADDP register name from Address Pointer
to Address Pointer for Bank Selection (see also Table 5-2, Table 5-3, and Table 5-4).
(Page 26) Table 5-4: Added Reserved register row for 0Fh; deleted Receive Bit Error Count
Register 4 (does not exist in this device) and changed to Reserved (17h).
(Page 27) Table 5-5: In GMC, changed bits 7, 6, 5 from Reserved to BERTDIR, BMCKS,
BTCKS (see register description on page 32) and corrected bits 4 to 0 to match description
(from GMC[4:1] to GMC[3:0]); for TST, changed bits 5 and 4 from T1MODE and TIMPRM to
Reserved to correctly match the description on page 35.
(Page 27) Table 5-6: Corrected SRS to SRMS.
(Page 28) Table 5-7: For GMR, changed bits 2 and 1 from Reserved to JABWS1 and JABWS0.
See also the GMR bit description on page 43.
(Page 28) Table 5-8: For BPCR2, BSPR2, and BSPR4, changed TYPE from “—“ to “RW”; for
BSR, changed TYPE from “R/W” to “R” and corrected PMS bit 3 to correctly show it is read-only
(added underline); for BSRL, changed TYPE from “RL/W” to “R” and corrected PMSL bit 3 to
correctly show it is read-only (added underline).
(Page 29) ALBC: changed register description from Analog Loopback Control to Analog
Loopback Configuration; RLBC: changed register description from Remote Loopback Control to
Remote Loopback Configuration and added note to bits 7 to 0 description.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS26324GNA2+ | IC INTERFACE LINE 16CH 256-CSBGA |
| DS26334GN+ | IC INTERFACE LINE 16CH 256-CSBGA |
| DS26401N+ | IC OCTAL FRAMER T1/E1/J1 256-BGA |
| DS26504LNB2+ | IC T1/E1/J1 64KCC ELEMENT 64LQFP |
| DS26514G+ | IC TXRX T1/E1/J1 4PORT 256-CSBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS26303LN-XXX | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303LN-XXX+ | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303L-XXX | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26303L-XXX+ | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:3.3V, E1/T1/J1, Short-Haul, Octal Line Interface Unit |
| DS26-32.768-STD-020 | 制造商:Micro Crystal Switzerland 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。