- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385273 > DS2154 (Maxim Integrated Products, Inc.) Enhanced E1 Single Chip Transceiver(改進型E1單片收發(fā)器) PDF資料下載
參數(shù)資料
| 型號： | DS2154 |
| 廠商： | Maxim Integrated Products, Inc. |
| 英文描述： | Enhanced E1 Single Chip Transceiver(改進型E1單片收發(fā)器) |
| 中文描述： | 增強型E1單芯片收發(fā)器 |
| 文件頁數(shù)： | 10/71頁 |
| 文件大?。?/td> | 654K |
| 代理商： | DS2154 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁
DS2154
071498 10/71
enabled. Useful for blocking clocks to a serial UART or
LAPD controller in applications where not all E1 chan-
nels are used such as Fractional E1, 384 Kbps (H0),
768 Kbps, 1920 Kbps (H12) or ISDN–PRI. Also useful
for locating individual channels in drop–and–insert
applications, for external per–channel loopback, and for
per–channel conditioning. See Section 9 for details.
Transmit System Clock [TSYSCLK].
1.544 MHz or
2.048 MHz clock. Only used when the transmit side
elastic store function is enabled. Should be tied low in
applications that do not use the transmit side elastic
store. Can be burst at rates up to 8.192 MHz.
Transmit Link Clock [TLCLK].
4 KHz to 20 KHz
demand clock (Sa bits) for the TLINK input. See Section
11 for details.
Transmit Link Data [TLINK].
If enabled, this pin will be
sampled on the falling edge of TCLK for data insertion
into any combination of the Sa bit positions (Sa4 to
Sa8). See Section 11 for details.
Transmit Sync [TSYNC].
A pulse at this pin will estab-
lish either frame or multiframe boundaries for the trans-
mit side. This pin can also be programmed to output
either a frame or multiframe pulse. Always synchronous
with TCLK.
Transmit Frame Sync [TSSYNC].
Only used when the
transmit side elastic store is enabled. A pulse at this pin
will establish either frame or multiframe boundaries for
the transmit side. Should be tied low in applications that
do not use the transmit side elastic store. Always syn-
chronous with TSYSCLK.
Transmit Signaling Input [TSIG].
When enabled, this
input will be sample signaling bits for insertion into out-
going PCM E1 data stream. Sampled on the falling
edge of TCLK when the transmit side elastic store is dis-
abled. Sampled on the falling edge of TSYSCLK when
the transmit side elastic store is enabled. See Section
13 for timing examples.
Transmit Elastic Store Data Output [TESO].
Updated on the rising edge of TCLK with data out of the
the transmit side elastic store whether the elastic store
is enabled or not. This pin is normally tied to TDATA.
Transmit Data [TDATA].
Sampled on the falling edge
of TCLK with data to be clocked through the transmit
side formatter. This pin is normally tied to TESO.
Transmit Positive Data Output [TPOSO].
Updated on
the rising edge of TCLKO with the bipolar data out of the
transmit side formatter. Can be programmed to source
NRZ data via the Output Data Format (TCR1.7) control
bit. This pin is normally tied to TPOSI.
Transmit Negative Data Output [TNEGO].
Updated
on the rising edge of TCLKO with the bipolar data out of
the transmit side formatter. This pin is normally tied to
TNEGI.
Transmit Clock Output [TCLKO].
Buffered clock that
is used to clock data through the transmit side formatter
(i.e. either TCLK or RCLKO if Loss Of Transmit Clock is
enabled and in effect or RCLKI if remote loopback is
enabled). This pin is normally tied to TCLKI.
Transmit Positive Data Input [TPOSI].
Sampled on
the falling edge of TCLKI for data to be transmitted out
onto the E1 line. Can be internally connected to TPOSO
by tying the LIUC pin high.
Transmit Negative Data Input [TNEGI].
Sampled on
the falling edge of TCLKI for data to be transmitted out
onto the E1 line. Can be internally connected to TNEGO
by tying the LIUC pin high.
Transmit Clock Input [TCLKI].
Line interface transmit
clock. Can be internally connected to TCLKO by tying
the LIUC pin high.
RECEIVE SIDE DIGITAL PINS
Receive Link Data [RLINK].
Updated with the full
recovered E1 data stream on the rising edge of RCLK.
Receive Link Clock [RLCLK].
4 KHz to 20 KHz clock
(Sa bits) for the RLINK output. See Section 11 for
details.
Receive Clock [RCLK].
2.048 MHz clock that is used
to clock data through the receive side framer.
相關PDF資料 |
PDF描述 |
|---|---|
| DS2164Q | G.726 ADPCM Processor(G.726自適應音頻脈沖編碼處理器) |
| DS2175 | T1/CEPT Elastic Store(T1/CEPT 彈性存儲器) |
| DS2180A | T1 Transceiver(T1收發(fā)器) |
| DS2187 | Receive Line Interface(接收線接口) |
| DS2250T | Soft Microcontroller Module(軟件微控制器模塊) |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2154DK | 功能描述:KIT DESIGN E1 DS2154 RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像，彩色（RGB） 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP |
| DS2154L | 功能描述:網(wǎng)絡控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154L+ | 功能描述:網(wǎng)絡控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LA2 | 功能描述:網(wǎng)絡控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS2154LA2+ | 功能描述:網(wǎng)絡控制器與處理器 IC Enhanced E1 Transceiver RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。