參數(shù)資料
型號(hào)： CYP15G0402DX-BGI
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 通信及網(wǎng)絡(luò)
英文描述： Quad HOTLinkII SERDES
中文描述： SPECIALTY TELECOM CIRCUIT, PBGA256
封裝： 27 X 27 MM, 1.52 MM HEIGHT, THERMALLY ENHANCED, BGA-256
文件頁(yè)數(shù)： 7/27頁(yè)
文件大?。?/td> 852K
代理商： CYP15G0402DX-BGI
CYP15G0402DX
PRELIMINARY
Document #: 38-02023 Rev. *B
Page 7 of 27
Pin Descriptions
Quad HOTLink II SERDES
Name
I/O Characteristics
Signal Description
Transmit Path Data Signals
TXPERA
TXPERB
TXPERC
TXPERD
LVTTL output,
changes following
TXCLKO
↑
Transmit Path Parity Error
. Active HIGH parity checking must be enabled and a parity
error will be detected. This output is HIGH for one TXCLKO
±
clock period to indicate
detection of a parity error in the character presented to the shifter. When parity error is
detected, the character in error is replaced with a +C0.7 character to force a corre-
sponding bad character detection at the remote end of the link. This replacement takes
place only when parity checking is enabled (PARCTL
≠
LOW). When BIST is enabled
for a transmit channel, BIST progress is presented on the associated TXPERx output.
Once every 511 character times, TXPERx pulses HIGH for one TXCLKO
±
period to
indicate a complete pass through the BIST sequence. When the transmit Phase Align
Buffers are enabled (TXCKSEL
≠
LOW), if an underflow or overflow condition is
detected, TXPERx for that channel is asserted and remains asserted until reset by
TXRST.
Transmit Data Inputs
. These inputs are captured on the rising edge of the transmit
interface clock and passed to the transmit shifter. TXDx[9:0] specify the specific trans-
mission character to be sent.
TXDA[9:0]
TXDB[9:0]
TXDC[9:0]
TXDD[9:0]
LVTTL input,
synchronous,
sampled by the
respective TXCLKx
↑
or TXCLKO
↑
LVTTL input,
synchronous,
sampled by the
respective TXCLKx
↑
or TXCLKO
↑
TXOPA
TXOPB
TXOPC
TXOPD
Transmit Path Odd Parity
. When parity checking is enabled (PARCTL
≠
LOW), the
ODD parity captured at these inputs is XORed with the bits on the associated TXDx bus
to verify the integrity of the captured character.
Transmit Path Clock and Control
TXCLKO
±
LVTTL output
Transmit Clock Output
. This true and complement clock is synthesized by the transmit
PLL and is synchronous to the internal transmit character clock. It operates at either the
same frequency as REFCLK, or at twice the frequency of REFCLK. TXCLKO
±
is always
equal to the VCO bit-clock frequency
÷
10. The TXCLKO+ output rising edges and
TXCLKO
–
falling edges are phase aligned to the rising edges of the REFCLK input.
Transmit Clock Phase Reset, active LOW
. When LOW, the transmit Phase Align
Buffers are allowed to adjust their data transfer timing to allow clean transfer of data from
the Input Register to the transmit shifter. When TXRST is HIGH, the internal phase
relationship between the selected TXCLKx and the internal character-rate clock is fixed.
During this reset alignment period, one or more characters may be added to or lost from
all the associated transmit paths as the transmit elasticity buffers are adjusted.
Transmit Clock Select
. Selects the clock source used to write data into the transmit
Input Register. When LOW, all four input registers are clocked by the internal TXCLKO
↑
derivative of REFCLK. When TXCKSEL is MID, TXCLKx
↑
is used as the input register
clock for the associated TXDx[9:0] and TXOPx. When HIGH, TXCLKA
↑
is used to clock
data into the input register for all channels.
Transmit PLL Clock Rate Select
. When TXRATE = HIGH, the Transmit PLL multiplies
REFCLK by 20 to generate the serial bit-rate clock. When TXRATE = LOW, the transmit
PLL multiples REFCLK by 10 to generate the serial bit-rate clock. See
Table 3
for a list
of operating serial rates.
When REFCLK is selected for clocking of the receive parallel interfaces, the TXRATE
input also determines if the clock on the RXCLKA
±
and RXCLKC
±
outputs is a full or
half-rate clock. When TXRATE = HIGH, these clocks are half-rate clocks. When TXRATE
= LOW, these output clocks are full-rate clocks and follow the frequency and duty cycle
of the REFCLK input.
Transmit Path Input Clocks
. These inputs are only used when TXCKSEL
≠
LOW.
These clocks are frequency coherent to TXCLKO
±
, but may be offset in phase.
Operating phase is adjusted when TXRST is LOW; and phase locked when TXRST is
HIGH.
TXRST
LVTTL Input,
asynchronous
TXCKSEL
3-Level Select
[1]
Static Control Input
TXRATE
LVTTL Input,
asynchronous,
internal pull-up
TXCLKA
TXCLKB
TXCLKC
TXCLKD
LVTTL Clock Input
asynchronous,
internal pull-up
相關(guān)PDF資料
PDF描述
CYP15G0402DXB Quad HOTLink II SERDES(四HOTLink II并行轉(zhuǎn)換器)
CYV15G0402DXB Quad HOTLink II SERDES(四HOTLink II并行轉(zhuǎn)換器)
CYP15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
CYV15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
CYW15G0403DXB Independent Clock Quad HOTLink II Transceiver(獨(dú)立時(shí)鐘，四熱連接II收發(fā)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYP15G0402DX-EVAL 功能描述:界面開發(fā)工具 Quad Ch HOTLink II GbE 1XFC SERDES RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V
CYP15G0403DXB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
CYP15G0403DXB_07 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II⑩ Transceiver
CYP15G0403DXB_09 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver
CYP15G0403DXB_11 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:Independent Clock Quad HOTLink II Transceiver Single 3.3V supply
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*