參數(shù)資料
型號: CY7C954DX
廠商: Cypress Semiconductor Corp.
英文描述: ATM HOTLink Transceiver(ATM 熱接插收發(fā)器)
中文描述: 自動柜員機的HOTLink收發(fā)器(自動柜員機熱接插收發(fā)器)
文件頁數(shù): 23/42頁
文件大小: 484K
代理商: CY7C954DX
CY7C954DX
PRELIMINARY
23
CY7C954DX HOTLink Receiver Switching Waveforms
Notes:
18. When transferring data from the Receive FIFO to a depth expanded external FIFO, the data is sent to the external FIFO on the same clock cycle an RXEMPTY
indicates the data is available.
19. On inhibited reads, or if the Receive FIFO goes empty, the data outputs do not change.
20. When reading data from a UTOPIA compliant interface, the data is captured on the same clock cycle as the FIFO flag indicates data available, and not when
the FIFO indicates empty.
Cascade Timing
Read Cycle
NO OPERATION
RXCLK
RXEMPTY
RXEN
VALID DATA
t
RXCLKP
t
RXCLKH
t
RXCLKL
t
RXENS
t
RXENH
RXDATA[7:0]
RXSC/D*
RXSOC
RXRVS
LFI*
RXFULL
RXCLAV
t
RA
READ
READ
t
RA
Note 18
Note 19
FIFO EMPTY
with Address Matched
UTOPIA Timing
Read Cycle
RXCLK
RXEMPTY*
RXEN*
VALID DATA
t
RXCLKP
t
RXCLKH
t
RXCLKL
t
RXENS
t
RXENH
t
RA
READ
t
RA
Note 20
FIFO EMPTY
RXDATA[7:0]
RXSC/D*
RXSOC
RXRVS
LFI*
RXFULL
RXCLAV
with Address Matched
相關(guān)PDF資料
PDF描述
CY7C964A Bus Interface Logic Circuit
CY7C964A-UM Bus Interface Logic Circuit
CY7C964A-UMB Bus Interface Logic Circuit
CY7C964A-ASC Bus Interface Logic Circuit
CY7C964A-NC Bus Interface Logic Circuit
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C955-NC 制造商:Cypress Semiconductor 功能描述:SONET Transceiver, AX ATM-SONET/SDH Transceiver
CY7C960-UMB 制造商:Cypress Semiconductor 功能描述:
CY7C9611-NC 功能描述:IC PHYSICAL LAYER DEVICE RoHS:否 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
CY7C964A-GMB 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C964AUM 制造商: 功能描述: 制造商:CY 功能描述: 制造商:undefined 功能描述: