參數(shù)資料
型號(hào): CY7C68001
廠商: Cypress Semiconductor Corp.
元件分類: 基準(zhǔn)電壓源/電流源
英文描述: EZ-USB FX2 USB Microcontroller High-Speed USB Peripheral Controller
中文描述: EZ - USB FX2的USB微控制器的高速USB外設(shè)控制器
文件頁(yè)數(shù): 33/42頁(yè)
文件大小: 1588K
代理商: CY7C68001
CY7C68001
Document #: 38-08013 Rev. *H
Page 33 of 42
11.6.3
Sequence Diagram of a Single and Burst Asynchronous Read
Figure 11-19
diagrams the timing relationship of the SLAVE
FIFO signals during an asynchronous FIFO read. It shows a
single read followed by a burst read.
At t = 0 the FIFO address is stable and the SLCS signal is
asserted.
At t = 1, SLOE is asserted. This results in the data bus being
driven. The data that is driven on to the bus is previous data,
it data that was in the FIFO from a prior read cycle.
At t = 2, SLRD is asserted. The SLRD must meet the
minimum active pulse of t
RDpwl
and minimum de-active
pulse width of t
RDpwh
. If SLCS is used then, SLCS must be
asserted with SLRD or before SLRD is asserted (i.e., the
SLCS and SLRD signals must both be asserted to start a
valid read condition).
The data that will be driven, after asserting SLRD, is the
updated data from the FIFO. This data is valid after a propa-
gation delay of t
XFD
from the activating edge of SLRD. In
Figure 11-19
, data N is the first valid data read from the
FIFO. For data to appear on the data bus during the read
cycle (i.e. SLRD is asserted), SLOE MUST be in an asserted
state. SLRD and SLOE can also be tied together.
The same sequence of events is also shown for a burst read
marked with T = 0 through 5.
Note
: In burst read mode, during
SLOE is assertion, the data bus is in a driven state and outputs
the previous data. Once SLRD is asserted, the data from the
FIFO is driven on the data bus (SLOE must also be asserted)
and then the FIFO pointer is incremented.
SLRD
FLAGS
SLOE
DATA
Figure 11-19. Slave FIFO Asynchronous Read Sequence and Timing Diagram
t
RDpwh
t
RDpwl
t
OEon
t
XFD
t
XFLG
N
Data (X)
Driven
t
XFD
N+1
t
XFD
t
OEoff
N+3
N+2
t
OEoff
t
XFLG
t
SFA
t
FAH
FIFOADR
SLCS
t
XFD
t
OEon
t
RDpwh
t
RDpwl
t
RDpwh
t
RDpwl
t
RDpwh
t
RDpwl
t
FAH
t
SFA
N
t=0
T=0
T=1
T=7
T=2
T=3
T=4
T=5
T=6
t=1
t=2
t=3
t=4
N
N
SLOE
SLRD
FIFO POINTER
N+3
FIFO DATA BUS
Not Driven
Driven: X
N
Not Driven
SLOE
N
N+2
N+3
Figure 11-20. Slave FIFO Asynchronous Read Sequence of Events Diagram
SLRD
N
N+1
SLRD
N+1
SLRD
N+1
N+2
SLRD
N+2
SLRD
N+2
N+1
SLOE
Not Driven
SLOE
N
N+1
N+1
相關(guān)PDF資料
PDF描述
CY7C68013 Universal Serial Bus Microcontroller(EZ-USB FX2 USB 高速USB外圍微控制器)
CY7C68015A EZ-USB FX2LP USB Microcontroller
CY7C68013A-100AXC Hook-Up Wire; Conductor Size AWG:26; No. Strands x Strand Size:7 x 34; Jacket Color:Purple; Approval Bodies:UL, CSA; Approval Categories:UL AWM Styles 1007, 1565; CSA Types TR-64, TRSR-64; JQA-F; Passes VW-1 Flame Test RoHS Compliant: Yes
CY7C68014A-100AXC Light Pipe; Mounting Hole Dia:3.5mm; Material:Polycarbonate; Length:10.2mm; Color:Clear; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
CY7C68014A-128AXC Light Pipe; Mounting Hole Dia:3.5mm; Material:Polycarbonate; Length:11.4mm; Color:Clear; Leaded Process Compatible:Yes; Peak Reflow Compatible (260 C):Yes RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C68001-56LFXC 功能描述:輸入/輸出控制器接口集成電路 8/16 Bit Datapath LO COM RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray
CY7C68001-56LTXC 功能描述:USB 接口集成電路 USB HS Controller RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20
CY7C68001-56LTXCKG 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY7C68001-56PVCT 制造商:Cypress Semiconductor 功能描述:High Speed USB Interface Device 56-Pin SSOP T/R
CY7C68001-56PVXC 功能描述:USB 接口集成電路 8/16 Bit Datapath LO COM RoHS:否 制造商:Cypress Semiconductor 產(chǎn)品:USB 2.0 數(shù)據(jù)速率: 接口類型:SPI 工作電源電壓:3.15 V to 3.45 V 工作電源電流: 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:WLCSP-20