- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378471 > CXD3220R (Sony Corporation) IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 PDF資料下載
參數(shù)資料
| 型號(hào)： | CXD3220R |
| 廠商： | Sony Corporation |
| 英文描述： | IEEE1394 Link/Transaction Layer Controller LSI for SBP-2 |
| 中文描述： | IEEE1394連接鏈路/事務(wù)層控制器芯片為收縮壓- 2 |
| 文件頁數(shù)： | 58/65頁 |
| 文件大小： | 655K |
| 代理商： | CXD3220R |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當(dāng)前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁
– 58 –
CXD3220R
8. Link-Phy Communication
8-1. Link-Phy Interface Specifications
The CXD3220R and Phy Layer chip communicate using the four signals shown in the block diagram below: D
[0:3], CTL [0:1], LREQ and SCLK.
D [0:3]
1394
Link Layer
CXD3220R
1394
Phy Layer
CTL [0:1]
LREQ
SCLK
The roles of the signals are as follows.
D [0:3]
in/out
Bidirectional data line. D [0:1] and D [0:3] are used for 100Mbps and 200Mbps,
respectively.
Bidirectional control line.
Request signal line from the CXD3220R to Phy chip.
Used for bus access and Phy register Read/Write requests.
System clock (49.12MHz) supplied from Phy to the CXD3220R.
CTL [0:1]
LREQ
in/out
out
SYSCLK
in
The types of communication and their contents are described below.
8-2. Communication
There are four types of communication between Phy Link: request, status, transmit and receive. Except for
request, all commands are initialized by the Phy chip.
8-2-1. Bus controlling
CTL [0:1] controls communication between Phy and the CXD3220R. The communication contents differ
depending on if Phy or the CXD3220R is controlling.
a) Phy controlling
CTL [0:1]
Name
00
01
10
11
Idle
Status
Receive
Transmit
Description of Activity
Bus is idle (Default mode).
Phy is sending status information to the CXD3220R.
Phy is sending a packet to the CXD3220R.
Packet transmit authorized for the CXD3220R.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CXD3300R | 10-bit 20MSPS Video A/D Converter |
| CXD3406GA | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance:+/- 2%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CXD3408 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
| CXD3408GA | Silver Mica Capacitor; Capacitance:30000pF; Capacitance Tolerance:+/- 5%; Series:CD42; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:27mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| CXD3412 | Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CXD3300R | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:10-bit 20MSPS Video A/D Converter |
| CXD3400 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:6-channel CCD Vertical Clock Driver |
| CXD3400N | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:6-channel CCD Vertical Clock Driver |
| CXD3406GA | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
| CXD3408 | 制造商:SONY 制造商全稱:Sony Corporation 功能描述:Timing Generator and Signal Processor for Frame Readout CCD Image Sensor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。