參數(shù)資料
型號(hào): AMD ATHLON
廠商: Advanced Micro Devices, Inc.
英文描述: 32-Bit Microprocessor with 3D Multimedia Performance and Digital Video(32位微處理器帶3D多媒體性能和數(shù)字視頻)
中文描述: 32三維多媒體性能和數(shù)字視頻比特微處理器(32位微處理器帶三維多媒體性能和數(shù)字視頻)
文件頁(yè)數(shù): 26/106頁(yè)
文件大小: 1740K
代理商: AMD ATHLON
12
Power Management
Chapter 4
AMD Athlon
Processor Data Sheet
21016G/0
December 1999
Preliminary Information
The following sections describe each of the low-power states.
Note:
In all power management states, the system must not
disable the system clock (SYSCLK/SYSCLK#) to the
processor.
Full-On
The Full-on or normal state refers to the default power state
and means that all functional units are operating at full
processor clock speed.
Halt State
When the AMD Athlon processor executes the HLT instruction,
the processor issues a Halt special cycle to the system bus. The
phase-lock loop (PLL) continues to run, enabling the processor
to monitor bus activity and provide a quick resume from the
Halt state. The processor may enter a lower power state.
The Halt state is exited when the processor samples INIT#,
INTR (if interrupts are enabled), NMI, RESET#, or SMI#.
Stop Grant and Sleep
States
After recognizing the assertion of STPCLK#, the AMD Athlon
processor completes all pending and in-progress bus cycles and
acknowledges the STPCLK# assertion by issuing a Stop Grant
special bus cycle to the system bus. The processor may enter a
lower power state.
From a software standpoint, the Sleep/Stop Grant state is
entered by reading the PLVL registers located in an
ACPI-compliant peripheral bus controller. The difference
between the Stop Grant state and the Sleep state is determined
by which PLVL register software reads from the peripheral bus
controller. If the software reads the PLVL_2 register, the
processor enters the Stop Grant state. In this state, probes are
allowed, as shown in Figure 3 on page 11. If the software reads
the PLVL_3 register, the processor enters the Sleep state, where
probes are not allowed. This action is accomplished by disabling
snoops within an ACPI-compliant system controller.
The Sleep/Stop Grant state is exited upon the deassertion of
STPCLK# or the assertion of RESET#. After the processor
enters the Full-on state, it resumes execution at the instruction
boundary where STPCLK# was initially recognized.
The processor latches INIT#, INTR (if interrupts are enabled),
NMI, and SMI#, if they are asserted during the Stop Grant or
Sleep state. However, the processor does not exit this state until
the deassertion of STPCLK#. When STPCLK# is deasserted,
相關(guān)PDF資料
PDF描述
AMD-K5 32-Bit Superior Price/Performance Value Microprocessor(32位高性/價(jià)比微處理器)
AMD-K6-2 32 Bit Microprocessor With 64-Kbyte Level-one Cache High-Performance and Multimedia Execution Unit(帶64K字節(jié)緩存和高性能多媒體執(zhí)行單元的32位微處理器)
AMD-K6-III 32-Bit Microprocessor Advanced RISC86 Superscalar Microarchitecture and 3D Technology(32位微處理器帶3D技術(shù)和高級(jí)的RISC86超標(biāo)量微體系結(jié)構(gòu))
AMD-K6 Circular Connector; No. of Contacts:5; Series:MS27497; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:14; Circular Contact Gender:Pin; Circular Shell Style:Wall Mount Receptacle; Insert Arrangement:14-5 RoHS Compliant: No
AMD27C64-150PI 64 Kilobit (8,192 x 8-Bit) CMOS EPROM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AMDC-204 制造商:Advanced Micro Devices 功能描述:4 CONTACT(S), BOARD MOUNT, DIN CONNECTOR
AMD-EL350 制造商:SMC Corporation of America 功能描述:Element Assembly, Replacement, Glass Fiber, for AMD350 Micromist Separator
AMD-EL450 制造商:SMC Corporation of America 功能描述:Filter Element for micromist separator
AMD-EL650 制造商:SMC Corporation of America 功能描述:Element for AMD650 micromist separator
AMD-K5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AMD-K5 Processor Thermal Considerations Application Note