- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940JCW (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940JCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 71/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940JCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)當(dāng)前第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
71
Am79C940
Physical Address
(PADR [47–00])
(REG ADDR 21)
PADR [47–00]
This 48-bit value represents the unique node value as-
signed by the IEEE and used for internal address com-
parison. After a hardware or software reset and before
the ENRCV bit in the MAC Configuration Control regis-
ter has been set, the Physical Address can be accessed
by setting the PHYADDR bit in the Internal Address
Configuration register (REG ADDR 18) and then by per-
forming 6 reads or writes to the Physical Address. Once
ENRCV has been set, the ADDRCHG bit in the Internal
Address Configuration register must be set and be
polled until it is cleared by the MACE device before set-
ting the PHYADDR bit and before accessing of the
Physical Address is allowed. The first bit of the incoming
address must be a 0 for a physical address. The incom-
ing address is compared against the value stored in the
Physical Address register at initialization provided that
the DRCVPA bit in the MAC Configuration Control regis-
ter is cleared.
Missed Packet Count (MPC)
(REG ADDR 24)
MPC [7–0]
The Missed Packet Count (MPC) is a read only 8-bit
counter. The MPC is incremented when the receiver is
unable to respond to a packet which would have nor-
mally been passed to the host. The MPC will be reset to
zero when read. The MACE device will be deafto re-
ceive traffic due to any of the following conditions :
I
The host disabled the receive function by clearing
the ENRCV bit in the MAC Configuration Control
register.
I
A Receive FIFO overflow condition exists, and must
be cleared by reading the Receive FIFO and the Re-
ceive Frame Status.
I
The Receive Frame Count (RCVFC) in the FIFO
Frame Count register exceeds its maximum value,
indicating that greater than 15 frames are in the Re-
ceive FIFO.
If the number of received frames that have been missed
exceeds 255, the MPC will roll over and continue count-
ing from zero, the MPCO (Missed Packet Count Over-
flow) bit in the Interrupt Register will be set (at the value
255), and the
INTR
pin will be asserted providing that
MPCOM (Missed Packet Count Overflow Mask) in the
Interrupt Mask Register is clear. MPCOM will be cleared
(the interrupt will be unmasked) after a hardware or soft-
ware reset.
Note that the following conditions apply to the MPC:
I
After hardware or software reset, the MPC will not
increment until the first time the receiver is enabled
(ENRCV = 1). Once the receiver has been enabled,
the MPC will count all missed packet events, re-
gardless of the programming of ENRCV.
I
The packet must pass the internal address match to
be counted. Any of the following address match
conditions will increment MPC while the receiver is
deaf
Physical Address match;
Logical Address match;
Broadcast reception;
Any receive in promiscuous mode (PROM = 1 in the
MAC Configuration Control register);
EADI feature match mode and
EAM
is asserted;
EADI feature reject mode and
EAR
is not asserted.
I
Any packet which suffers a collision within the slot
time will not be counted.
I
Runt packets will not be counted unless RPA in the
User Test Register is enabled.
I
Packets which pass the address match criteria but
experience FCS or Framing errors will be counted,
since they are normally passed to the host.
Runt Packet Count (RNTPC)
(REG ADDR 26)
RNTPC [7–0]
The Runt Packet Count (RNTPC) is a read only 8-bit
counter, incremented when the receiver detects a runt
packet that is addressed to this node. Runt packets are
defined as received frames which passed the internal
address match criteria but did not contain a minimum of
64-bytes of data after SFD. Note that the RNTPC value
returned in the Receive Frame Status (RFS2) will freeze
at a value of 255, whereas this register based version of
RNTPC is free running. The value will roll over after 255
runt packets have been detected, setting the RNTPCO
bit (in the Interrupt Register and asserting the
INTR
pin if
the corresponding mask bit (RNTPCOM in the Interrupt
Mask Register) is cleared. RNTPC will be reset to zero
when read.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940JI/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。