- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄366550 > AM79C940JCW (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940JCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問(wèn)控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 69/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940JCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)當(dāng)前第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
69
Am79C940
RES
RES RES
RES
RES
ADDRCHG
PHYADDR
LOGADDR
Bit
Name
Description
Bit 7
ADDRCHG Address Change. When set, al-
lows the physical and/or logical
address to be read or pro-
grammed. When ADDRCHG is
set, ENRCV will be cleared, the
MPC will be stopped, and the last
or current in progress receive
frame will be received as normal.
After the frame completes, ac-
cess to the internal address RAM
will be permitted, indicated by the
MACE
device
ADDRCHG bit. Please refer to
the register description of the
ENRCV bit in the MAC Configu-
ration Control register (REG
ADDR 13) for the effect of clear-
ing the ENRCV bit. Normal re-
ception can be resumed once the
physical/logical
been
changed,
ENRCV.
Bit 6–3 RES
Reserved. Read as zeroes.
Always write as zeroes.
Bit 2
PHYADDR Physical Address Reset. When
set, successive reads or writes to
the Physical Address Register
will occur in the order PADR
[07–00],
PADR [47–40]. Each read or
write operation on the PADR lo-
cation will auto-increment the in-
ternal pointer to access the next
most significant byte.
Bit 1
LOGADDR Logical Address Reset. When
set, successive reads or writes to
the Logical Address Filter will oc-
cur in the order LADRF [07–00],
LADRF
[63–56]. Each read or write op-
eration on the LADRF location
will auto-increment the internal
pointer to access the next most
significant byte.
Bit 0
RES
Reserved. Read as zero. Always
write as zero.
clearing
the
address
by
has
setting
PADR
[15–08],....,
[15–08],....,LADRF
Logical Address Filter
(LADRF [63–00])
(REG ADDR 20)
LADRF [63–00]
This 64-bit mask is used to accept incoming Logical Ad-
dresses. The Logical Address Filter is expected to be
programmed at initialization (after hardware or software
reset). After a hardware or software reset and before the
ENRCV bit in the MAC Configuration Control register
has been set, the Logical Address can be accessed by
setting the LOG ADDR bit in the Internal Address Con-
figuration register (REG ADDR 18) and then by perform-
ing 8 reads or writes to the Logical Address Filter. Once
ENRCV has been set, the ADDR CHG bit in the Internal
Address Configuration register must be set and be
polled until it is cleared by the MACE device before set-
ting the LOGADDR bit and before accessing of the Logi-
cal Address Filter is allowed.
If the least significant address bit of a received message
is set (Destination Address bit 00 = 1), then the address
is deemed logical, and passed through the FCS genera-
tor. After processing the 48-bit destination address, a
32-bit resultant FCS is produced and strobed into an in-
ternal register. The high order 6-bits of this resultant
FCS are used to select one of the 64-bit positions in the
Logical Address Filter (see diagram). If the selected fil-
ter bit is a 1 the address is accepted and the packet will
be placed in memory.
The first bit of the incoming address must be a 1for a
logical address. If the first bit is a 0 it is a physical ad-
dress and is compared against the value stored in the
Physical Address Register at initialization.
The Logical Address Filter is used in multicast address-
ing schemes. The acceptance of the incoming frame
based on the filter value indicates that the message may
be intended for the node. It is the user’s responsibility to
determine if the message is actually intended for the
node by comparing the destination address of the stored
message with a list of acceptable logical addresses.
The Broadcast address, which is all ones, does not go
through the Logical Address Filter and is always en-
abled providing that the Disable Receive Broadcast bit
(DRCVBC in the MAC Configuration Control register) is
cleared. If the Logical Address Filter is loaded with all
zeroes (and PROM = 0), all incoming logical addresses
except broadcast will be rejected.
Multicast addressing can only be performed when using
external loopback (LOOP [1–0] = 0) by programming
RCVFCSE = 1 in the User Test Register. The FCS logic
is internally allocated to the receiver section, allowing
the FCS to be computed on the incoming logical
address.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940JI | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940JI/W | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KC | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:LAN Node Controller |
| AM79C940KC/W | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KCW | 制造商:AMD 制造商全稱(chēng):Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。