參數(shù)資料
型號(hào): AM79C940JCW
廠商: Advanced Micro Devices, Inc.
英文描述: Media Access Controller for Ethernet (MACE)
中文描述: 媒體訪問控制器(MACE發(fā)生以太網(wǎng))
文件頁(yè)數(shù): 1/122頁(yè)
文件大小: 914K
代理商: AM79C940JCW
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
Publication#
16235
Issue Date:
June 1994
Rev.
C
Amendment
/0
Advanced
Micro
Devices
Am79C940
Media Access Controller for Ethernet (MACE
TM
)
FINAL
DISTINCTIVE CHARACTERISTICS
I
Integrated Controller with 10BASE-T
transceiver and AUI port
I
Supports IEEE 802.3/ANSI 8802-3 and Ethernet
standards
I
84-pin PLCC and 100-pin PQFP Packages
I
80-pin Thin Quad Flat Pack (TQFP) package
available for space critical applications such
as PCMCIA
I
Modular architecture allows easy tuning to
specific applications
I
High speed, 16-bit synchronous host system
interface with 2 or 3 cycles/transfer
I
Individual transmit (136 byte) and receive (128
byte) FlFOs provide increase of system
latency and support the following features:
– Automatic retransmission with no FIFO
reload
– Automatic receive stripping and transmit
padding (individually programmable)
– Automatic runt packet rejection
– Automatic deletion of collision frames
– Automatic retransmission with no FIFO
reload
Direct slave access to all on board
configuration/status registers and transmit/
receive FlFOs
I
Direct FIFO read/write access for simple
interface to DMA controllers or l/O processors
I
I
Arbitrary byte alignment and little/big endian
memory interface supported
Internal/external loopback capabilities
External Address Detection Interface (EADI
)
for external hardware address filtering in
bridge/router applications
JTAG Boundary Scan (IEEE 1149.1 ) test
access port interface for board level
production test
Integrated Manchester Encoder/Decoder
Digital Attachment Interface (DAI
) allows
by-passing of differential Attachment Unit
Interface (AUI)
Supports the following types of network
interface:
– AUI to external 10BASE2, 10BASE5 or
10BASE-F MAU
– DAI port to external 10BASE2, 10BASE5,
10BASE-T, 10BASE-F MAU
– General Purpose Serial Interface (GPSI) to
external encoding/decoding scheme
– Internal 10BASE-T transceiver with
automatic selection of 10BASE-T or AUI port
Sleep mode allows reduced power consump-
tion for critical battery powered applications
1 MHz – 25 MHz system clock speed
I
I
I
I
I
I
I
I
GENERAL DESCRIPTION
The Media Access Controller for Ethernet (MACE) chip
is a CMOS VLSI device designed to provide flexibility in
customized LAN design. The MACE device is specifi-
cally designed to address applications where multiple
I/O peripherals are present, and a centralized or system
specific DMA is required. The high speed, 16-bit syn-
chronous system interface is optimized for an external
DMA or I/O processor system, and is similar to many ex-
isting peripheral devices, such as SCSI and serial
link controllers.
The MACE device is a slave register based peripheral.
All transfers to and from the system are performed using
simple memory or I/O read and write commands. In con-
junction with a user defined DMA engine, the MACE
chip provides an IEEE 802.3 interface tailored to a
specific application. Its superior modular architecture
and versatile system interface allow the MACE device to
be configured as a stand-alone device or as a connec-
tivity cell incorporated into a larger, integrated system.
The MACE device provides a complete Ethernet node
solution with an integrated 10BASE-T transceiver, and
supports up to 25-MHz system clocks. The MACE de-
vice embodies the Media Access Control (MAC) and
Physical Signaling (PLS) sub-layers of the IEEE 802.3
standard, and provides an IEEE defined Attachment
Unit Interface (AUI) for coupling to an external Medium
Attachment Unit (MAU). The MACE device is
compliant with 10BASE2, 10BASE5, 10BASE-T, and
10BASE-F transceivers.
相關(guān)PDF資料
PDF描述
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940JI/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940KC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)