- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940JCW (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940JCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問(wèn)控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 34/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940JCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)當(dāng)前第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
34
Am79C940
sub-system and the Manchester Encoder/Decoder
(MENDEC).
The MAC engine is fully compliant to Section 4 of ISO/
IEC 8802-3 (ANSI/IEEE Standard 1990 Second edition)
and ANSI/IEEE 802.3 (1985).
The MAC engine provides enhanced features, pro-
grammed through the Transmit Frame Control and Re-
ceive Frame Control registers, designed to minimize
host supervision and pre or post message processing.
These features include the ability to disable retries after
a collision, dynamic FCS generation on a packet-by-
packet basis, and automatic pad field insertion and dele-
tion to enforce minimum frame size attributes.
The two primary attributes of the MAC engine are:
I
Transmit and receive message data encapsulation
–
Framing (frame boundary delimitation, frame
synchronization)
–
Addressing (source and destination address
handling)
–
Error detection (physical medium transmission
errors)
I
Media access management
–
Medium allocation (collision avoidance)
–
Contention resolution (collision handling)
Transmit and Receive Message Data
Encapsulation
Data passed to the MACE device Transmit FIFO will be
assumed to be correctly formatted for transmission over
the network as a valid packet. The user is required to
pass the data stream for transmission to the MACE chip
in the correct order, according to the byte ordering con-
vention programmed for the BIU.
The MACE device provides minimum frame size en-
forcement for transmit and receive packets. When
APAD XMT = 1 (default), transmit messages will be pad-
ded with sufficient bytes (containing 00h) to ensure that
the receiving station will observe an information field
(destination address, source address, length/type, data
and FCS) of 64-bytes. When ASTRP RCV = 1 (default),
the receiver will automatically strip pad and FCS bytes
from the received message if the value in the length field
is below the minimum data size (46-bytes). Both fea-
tures can be independently over-ridden to allow illegally
short (less than 64-bytes of packet data) messages to
be transmitted and/or received.
Framing (Frame Boundary Delimitation,
Frame Synchronization)
The MACE device will autonomously handle the con-
struction of the transmit frame. When the Transmit FIFO
has been filled to the predetermined threshold (set by
XMTSP), and providing access to the channel is cur-
rently permitted, the MACE device will commence the
7 byte preamble sequence (10101010b, where first bit
transmitted is a 1). The MACE device will subsequently
append the Start Frame Delimiter (SFD) byte
(10101011) followed by the serialized data from the
Transmit FIFO. Once the data has been completed, the
MACE device will append the FCS (most significant bit
first) computed on the entire data portion of the
message.
Note that the user is responsible for the correct ordering
and content in each of the fields in the frame, including
the destination address, source address, length/type
and packet data.
The receive section of the MACE device will detect an
incoming preamble sequence and lock to the encoded
clock. The internal MENDEC will decode the serial bit
stream and present this to the MAC engine. The MAC
will discard the first 8-bits of information before search-
ing for the SFD sequence. Once the SFD is detected, all
subsequent bits are treated as part of the frame. The
MACE device will inspect the length field to ensure mini-
mum frame size, strip unnecessary pad characters (if
enabled), and pass the remaining bytes through the Re-
ceive FIFO to the host. If pad stripping is performed, the
MACE device will also strip the received FCS bytes, al-
though the normal FCS computation and checking will
occur. Note that apart from pad stripping, the frame will
be passed unmodified to the host. If the length field has
a value of 46 or greater, the MACE device will not at-
tempt to validate the length against the number of bytes
contained in the message.
If the frame terminates or suffers a collision before
64-bytes of information (after SFD) have been received,
the MACE device will automatically delete the frame
from the Receive FIFO, without host intervention. Note
however, that if the Low Latency Receive option has
been enabled (LLRCV = 1 in the Receive Frame Control
register), the MACE device will not delete receive
frames which experience a collision once the 12-byte
low watermark has been reached (see the FIFO Sub-
System section for additional details).
Addressing (Source and Destination
Address Handling)
The first 6-bytes of information after SFD will be inter-
preted as the destination address field. The MACE de-
vice provides facilities for physical, logical and
broadcast address reception. In addition, multiple physi-
cal addresses can be constructed (perfect address fil-
tering) using external logic in conjunction with the EADI
interface.
Error Detection (Physical Medium
Transmission Errors)
The MACE device provides several facilities which
report and recover from errors on the medium. In addi-
tion, the network is protected from gross errors due to
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940JI/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。