- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄366550 > AM79C940JCW (Advanced Micro Devices, Inc.) Media Access Controller for Ethernet (MACE) PDF資料下載
參數(shù)資料
| 型號(hào)： | AM79C940JCW |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Media Access Controller for Ethernet (MACE) |
| 中文描述： | 媒體訪問控制器（MACE發(fā)生以太網(wǎng)） |
| 文件頁(yè)數(shù)： | 52/122頁(yè) |
| 文件大?。?/td> | 914K |
| 代理商： | AM79C940JCW |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)當(dāng)前第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
52
Am79C940
(nominal 10 MHz sequence) to be returned via the CI
±
pair, within a 40 network bit time period after DI
±
goes
inactive. If the CI
±
input is not asserted within the 40 net-
work bit time period following the completion of trans-
mission, then the MACE device will set the CERR bit (bit
5) in the Interrupt Register. The
INTR
pin will be acti-
vated if the corresponding mask bit CERRM = 0.
When the GPSI port is selected, the MACE device will
expect the CLSN input pin to be asserted 40 bit times af-
ter the transmission has completed (after TXEN output
pin has gone inactive). When the DAI port has been se-
lected, the CERR bit will not be reported. A transceiver
connected via the DAI port is not expected to support
the SQE Test Message feature.
Host related transmit exception conditions include:
(a) Overflow caused by excessive writes to the Trans-
mit FIFO (
DTV
will not be issued if the Transmit
FIFO is full).
(b) Underflow caused by lack of host writes to the
Transmit FIFO.
(c) Not reading current Transmit Frame Status.
(a) The host may continue to write to the Transmit FIFO
after the
TDTREQ
has been de-asserted, and can safely
do so on the basis of knowledge of the number of free
bytes remaining (set by XMTFW in the FIFO
Configuration Control register). If however the host sys-
tem continues to write data to the point that no additional
FIFO space exists, the MACE device will not return the
DTV
signal and hence will effectively not acknowledge
acceptance of the data. It is the host’s responsibility to
ensure that the data is re-presented at a future time
when space exists in the Transmit FIFO, and to track the
actual data written into the FIFO.
(b) If the host fails to respond to the
TDTREQ
from the
MACE device before the Transmit FIFO is emptied, a
FIFO underrun will occur. The MACE device will in this
case terminate the network transmission in an orderly
sequence. If less than 512 bits have been transmitted
onto the network the transmission will be terminated im-
mediately, generating a runt packet. If greater than 512
bits have been transmitted, the message will have the
current CRC inverted and appended at the next byte
boundary, to guarantee an FCS error is detected at the
receiving station. The MACE device will report this con-
dition to the host by de-asserting the
TDTREQ
pin, set-
ting the UFLO and XMTSV bits (in the Transmit Frame
Status) and the XMTINT bit (in the Interrupt Register),
and asserting the
INTR
pin providing the corresponding
XMTINTM bit (in the Interrupt Mask Register) is cleared.
Once the XMTINT condition has been externally recog-
nized, the Transmit Frame Counter (XMTFC) can be
read to determine whether the tail end of the frame that
suffers the UFLO error is still in the host memory (i.e.,
when XMTFC = 0). In the case of FIFO underrun, this
will definitely be the case and the host is responsible for
ensuring that the tail end of the frame does not get writ-
ten into the FIFO and does not get transmitted as a
whole frame. It is recommended that the host clear the
tail end of the frame from the host memory before re-
questing the XMTFS read so that after the XMTFS read,
when the MACE device re-asserts
TDTREQ
, the tail end
of the frame does not get written into the FIFO. The
Transmit Frame Status read will indicate that the UFLO
error occurred. The read operation on the Transmit
Frame Status will update the FIFO read and write point-
ers and the entire transmit path will be reset (which will
update the Transmit FIFO watermark with the current
XMTFW value in the FIFO Configuration Control regis-
ter).
TDTREQ
will not be re-asserted until the Transmit
Frame Status has been read.
(c) The MACE device will internally store the Transmit
Frame Status for up to two packets. If the host fails to
read the Transmit Frame Status and both internal
entries become occupied, the MACE device will not
commence any subsequent transmit frames to prevent
overwriting of the internally stored values. This will
occur regardless of the number of bytes written to the
Transmit FIFO.
RECEIVE OPERATION
The receive operation and features of the MACE device
are controlled by programmable options. These options
are programmed through the BIU, FIFO and MAC Con-
figuration Control registers.
Parameters controlled by the MAC Configuration Con-
trol register are generally programmed only once, dur-
ing initialization, and are therefore static during the
normal operation of the MACE device (see the Media
Access Control section for a detailed description). The
features controlled by the FIFO Configuration Control
register and the Receive Frame Control register can be
programmed without performing a reset on the part. The
host is responsible for ensuring that no data is present in
the Receive FIFO when re-programming the receive
attributes.
Receive FIFO Read
The Receive FIFO is accessed by performing a host
generated read sequence on the MACE device. See the
Slave Access Operation-Read Access section and the
AC Waveforms section, Host System Interface, figures:
”2 Cycle Receive FIFO/Register Read Timing” and ”3
Cycle Receive FIFO/Register Read Timing” for details
of the read access timing.
Note that
EOF
will be asserted by the MACE device dur-
ing the last data byte/word transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AM79C940KCW | Media Access Controller for Ethernet (MACE) |
| AM79C960 | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KC | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C960KCW | PCnetTM-ISA Single-Chip Ethernet Controller |
| AM79C961AKCW | PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AM79C940JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940JI/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller |
| AM79C940KC/W | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩) |
| AM79C940KCW | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。