參數(shù)資料
型號(hào): AM79C940JCW
廠商: Advanced Micro Devices, Inc.
英文描述: Media Access Controller for Ethernet (MACE)
中文描述: 媒體訪問(wèn)控制器(MACE發(fā)生以太網(wǎng))
文件頁(yè)數(shù): 35/122頁(yè)
文件大?。?/td> 914K
代理商: AM79C940JCW
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)當(dāng)前第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)
AMD
35
Am79C940
inability of the host to keep pace with the MACE device
activity.
On completion of transmission, the MACE device will re-
port the Transmit Frame Status for the frame. The exact
number of transmission retry attempts is reported
(ONE, MORE used with XMTRC, or RTRY), and
whether the MACE device had to Defer (DEFER) due to
channel activity. In addition, Loss of Carrier is reported,
indicting that there was an interruption in the ability of
the MACE device to monitor its own transmission. Re-
peated LCAR errors indicate a potentially faulty trans-
ceiver or network connection. Excessive Defer
(EXDEF) will be reported in the Transmit Retry Count
register if the transmit frame had to wait for an abnor-
mally long period before transmission.
Additional transmit error conditions are reported
through the Interrupt Register.
The Late Collision (LCOL) error indicates that the trans-
mission suffered a collision after the slot time. This is
indicative of a badly configured network. Late collisions
should not occur in normal operating network.
The Collision Error (CERR) indicates that the trans-
ceiver did not respond with an SQE Test message within
the predetermined time after a transmission completed.
This may be due to a failed transceiver, disconnected or
faulty transceiver drop cable, or the fact the transceiver
does not support this feature (or it is disabled).
In addition to the reporting of network errors, the MACE
device will also attempt to prevent the creation of any
network error caused by inability of the host to service
the MACE device. During transmission, if the host fails
to keep the Transmit FIFO filled sufficiently, causing an
underflow, the MACE device will guarantee the
message is either sent as a runt packet (which will be
deleted by the receiving station) or has an invalid FCS
(which will also allow the receiving station to reject the
message).
The status of each receive message is passed via the
Receive Frame Status bytes. FCS and Framing errors
(FRAM) are reported, although the received frame is still
passed to the host. The FRAM error will only be reported
if an FCS error is detected and there are a non integral
number of bytes in the message. The MACE device will
ignore up to seven additional bits at the end of a mes-
sage (dribbling bits), which can occur under normal net-
work operating conditions. The reception of eight
additional bits will cause the MACE device to de-serial-
ize the entire byte, and will result in the received mes-
sage and FCS being modified.
Received messages which suffer a collision after
64-byte times (after SFD) will be marked to indicate they
have suffered a late collision (CLSN). Additional count-
ers are provided to report the Receive Collision Count
and Runt Packet Count to be used for network statistics
and utilization calculations.
Note that if the MACE device detects a received packet
which has a 00b pattern in the preamble (after the first
8-bits which are ignored), the entire packet will be ig-
nored. The MACE device will wait for the network to go
inactive before attempting to receive additional frames.
Media Access Management
The basic requirement for all stations on the network
is to provide fairness of channel allocation. The
802.3/Ethernet protocols define a media access mecha-
nism which permits all stations to access the channel
with equality. Any node can attempt to contend for the
channel by waiting for a predetermined time (Inter Pack-
et Gap interval) after the last activity, before transmitting
on the media. The channel is a bus or multidrop commu-
nications medium (with various topological configura-
tions permitted) which allows a single station to transmit
and all other stations to receive. If two nodes simultane-
ously contend for the channel, their signals will interact
causing loss of data, defined as a collision. It is the re-
sponsibility of the MAC to attempt to avoid and recover
from a collision, to guarantee data integrity for the end-
to-end transmission to the receiving station.
Medium Allocation (Collision Avoidance)
The IEEE 802.3 Standard (ISO/IEC 8802-3 1990) re-
quires that the CSMA/CD MAC monitors the medium for
traffic by watching for carrier activity. When carrier is de-
tected, the media is considered busy, and the MAC
should defer to the existing message.
The IEEE 802.3 Standard also allows optional two part
deferral after a receive message.
SeeANSI/IEEE Std 802.3-1990 Edition, 4.2.3.2.1:
“NOTE : It is possible for the PLS carrier sense
indication to fail to be asserted during a collision
on the media. If the deference process simply
times the interFrame gap based on this indica-
tion it is possible for a short interFrame gap to
be generated, leading to a potential reception
failure of a subsequent frame. To enhance sys-
tem robustness the following optional meas-
ures, as specified in 4.2.8, are recommended
when interFrameSpacingPart1 is other than
zero:”
(1) Upon completing a transmission, start timing the
interpacket gap, as soon as transmitting and
carrierSense are both false.
(2) When timing an interFrame gap following reception,
reset the interFrame gap timing if carrierSense
becomes true during the first 2/3 of the interFrame gap
timing interval. During the final 1/3 of the interval the
timer shall not be reset to ensure fair access to the me-
相關(guān)PDF資料
PDF描述
AM79C940KCW Media Access Controller for Ethernet (MACE)
AM79C960 PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KC PCnetTM-ISA Single-Chip Ethernet Controller
AM79C960KCW PCnetTM-ISA Single-Chip Ethernet Controller
AM79C961AKCW PCnet ⑩-ISA II Jumperless, Full Duplex Single-Chip Ethernet Controller for ISA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AM79C940JI 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940JI/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940KC 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LAN Node Controller
AM79C940KC/W 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE⑩)
AM79C940KCW 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Media Access Controller for Ethernet (MACE)