- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7188 (Analog Devices, Inc.) Multiformat SDTV Video Decoder with Fast Switch Overlay Support PDF資料下載
參數(shù)資料
| 型號： | ADV7188 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| 中文描述： | 標(biāo)清多格式視頻解碼器支持快速開關(guān)重疊 |
| 文件頁數(shù)： | 18/112頁 |
| 文件大?。?/td> | 943K |
| 代理商： | ADV7188 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
ADV7188
Table 15. Fast Blank and Contrast Reduction Programmable Threshold I
2
C Controls
CNTR_ENABLE
FB_LEVEL[1:0]
0
00 (default)
0
01
0
10
0
11
1
00 (default)
1
01
1
10
1
11
Table 16. FB_STATUS Functions
FB_STATUS [3:0]
Bit Name
0
FB_STATUS.0
Rev. 0 | Page 18 of 112
CNTR_LEVEL[1:0]
XX
XX
XX
XX
00
01
10
11
Fast Blanking Threshold
1.4 V
1.6 V
1.8 V
2.0 V
1.6 V
1.8 V
2.0 V
2.2 V
Contrast Reduction Threshold
n/a
n/a
n/a
n/a
0.4 V
0.6 V
0.8 V
2.0 V
Description
FB_rise.
A high value indicates there has been a rising edge on FB since the last I
2
C
read. Value is cleared by current I
2
C read – self-clearing bit.
FB_fall.
A high value indicates there has been a falling edge on FB since the last I
2
C
read. Value is cleared by current I
2
C read – self-clearing bit.
FB_stat.
Value of FB input pin at time of read.
FB_high.
A high value indicates there has been a rising edge on FB since the last I
2
C
read. Value is cleared by current I
2
C read – self-clearing bit.
1
FB_STATUS.1
2
3
FB_STATUS.2
FB_STATUS.3
FB_INV, Address 0xED [3] (write only)
The interpretation of the polarity of the signal applied to the FB
pin can be changed using FB_INV.
0 (default)—The fast blank pin is active high.
1—The fast blank pin is active low.
READBACK OF FB PIN STATUS
FB_STATUS[3:0], Address 0xED [7:4]
FB_STATUS[3:0] is a readback value that provides the system
information on the status of the FB pins as shown in Table 16.
FB Timing
FB_SP_ADJUST[3:0], Address 0xEF [7:4]
The critical information extracted from the FB signal is the time
at which it switches relative to the input video. Due to small
timing inequalities either on the IC or on the PCB, it may be
necessary to adjust the result by fractions of one clock cycle.
This is controlled by FB_SP_ADJUST[3:0].
Each LSB of FB_SP_ADJUST[3:0] corresponds to 1/8 of an ADC
clock cycle. Increasing the value is equivalent to adding delay to
the FB signal. The reset value is chosen to give equalized channels
when the ADV7188 internal anti-aliasing filters are enabled and
there is no unintentional delay on the PCB.
The default value of FB_SP_ADJUST[3:0] is 0100.
Alignment of FB Signal
FB_DELAY[3:0], Address 0xF0 [3:0]
In the event of misalignment between the FB input signal and
the other input signals (CVBS, RGB) or unequalized delays in
their processing, it is possible to alter the delay of the FB signal
in 28.63636 MHz clock cycles. (For a finer granularity delay of
the FB signal, refer to FB_SP_ADJUST[3:0], Address 0xEF [7:4]
above.)
The default value of FB_DELAY[3:0] is 0100.
Color Space Converter Manual Adjust
FB_CSC_MAN, Address 0xEE [7]
As shown in Figure 9, the data from the CVBS source and the
RGB source are both converted to YPbPr before being combined.
For the RGB source, the color space converter (CSC) must be
used to perform this conversion. When SCART support is
enabled, the parameters for the CSC are automatically
configured correctly for this operation.
If the user wishes to use a different conversion matrix, this
autoconfiguration can be disabled and the CSC can be manually
programmed. For details on this manual configuration, please
contact ADI.
0 (default)—The CSC is configured automatically for the RGB
to YPrPb conversion.
1—The CSC can be configured manually (not recommended).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADV7189B | Multiformat SDTV Video Decoder |
| ADV7189BBSTZ268H | Multiformat SDTV Video Decoder |
| ADV7189BKSTZ10F | Multiformat SDTV Video Decoder |
| ADV7189 | Multiformat SDTV Video Decoder |
| ADV7189KST | Multiformat SDTV Video Decoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7188BSTZ | 功能描述:IC DECODER VID MULTIFORM 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ | 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標(biāo)準(zhǔn)包裝:1 系列:- 類型:編碼器 應(yīng)用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應(yīng)商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189BBSTZ268H | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。