- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375269 > ADV7188 (Analog Devices, Inc.) Multiformat SDTV Video Decoder with Fast Switch Overlay Support PDF資料下載
參數(shù)資料
| 型號： | ADV7188 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Multiformat SDTV Video Decoder with Fast Switch Overlay Support |
| 中文描述： | 標清多格式視頻解碼器支持快速開關重疊 |
| 文件頁數(shù)： | 15/112頁 |
| 文件大?。?/td> | 943K |
| 代理商： | ADV7188 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁
ADV7188
SETADC_SW_MAN_EN, Manual Input Muxing Enable,
Address C4 [7]
ADC0_sw[3:0], ADC0 Mux Configuration, Address 0xC3 [3:0]
ADC1_sw[3:0], ADC1 Mux Configuration, Address 0xC3 [7:4]
ADC2_sw[3:0], ADC2 Mux Configuration, Address 0xC4 [3:0]
ADC3_sw[3:0], ADC3 Mux Configuration, Address 0xF3 [7:4]
See Table 11.
Rev. 0 | Page 15 of 112
XTAL CLOCK INPUT PIN FUNCTIONALITY
XTAL_TTL_SEL, Address 0x13 [2]
The XTAL pad is normally part of the crystal oscillator circuit,
powered from a 1.8 V supply. For optimal clock generation, the
slice level of the input buffer of this circuit is at approximately
half the supply voltage. This makes it incompatible with TLL
level signals.
0 (default)—A crystal is used to generate the ADV7188’s clock.
1—An external TTL level clock is supplied. A different input
buffer can be selected, which slices at TTL-compatible levels.
This inhibits operation of the crystal oscillator and, therefore,
can only be used when a clock signal is applied.
28.63636 MHZ CRYSTAL OPERATION
EN28XTAL, Address 0x1D [6]
The ADV7188 can operate on two different base crystal
frequencies. Selecting one over the other can be desirable in
systems in which board crosstalk between different components
leads to undesirable interference between video signals. It is
recommended by ADI to use an XTAL of frequency 28.63636 MHz
to clock the ADV7188. The programming examples at the end
of this datasheet presume 28.63636 MHz crystal is used.
0 (default)—XTAL frequency is 27 MHz.
1—XTAL frequency is 28.63636 MHz.
ANTIALIASING FILTERS
The ADV7188 has optional antialiasing filters on each of the
four input channels. The filters are designed for SD video with
approximately 6 MHz bandwidth.
A plot of the filter response is shown in Figure 8. The filters
can be individually enabled via I
2
C under the control of
AA_FILT_EN[3:0].
AA_FILT_EN[0], Address 0xF3 [0]
0 (default)—The filter on channel 0 is disabled
1—The filter on channel 0 is enabled
AA_FILT_EN[1], Address 0xF3 [1]
0 (default)—The filter on channel 1 is disabled
1—The filter on channel 1 is enabled
AA_FILT_EN[2], Address 0xF3 [2]
0 (default)—The filter on channel 2 is disabled
1—The filter on channel 2 is enabled
AA_FILT_EN[3], Address 0xF3 [3]
0 (default)—The filter on channel 3 is disabled
1—The filter on channel 3 is enabled
1M
1G
0
FREQUENCY (Hz)
A
0
–2
–4
–6
–8
–10
10M
100M
RESPONSE OF AA FILTER WITH CALIBRATED CAPACITORS
Figure 8. Frequency Response of Internal ADV7188 Antialiasing Filters
SCART AND FAST BLANKING
The ADV7188 can support simultaneous processing of CVBS
and RGB standard definition signals to enable SCART
compatibility and overlay functionality.
This function is available when INSEL[3:0] is set appropriately
(see Table 9). Timing extraction is always performed by the
ADV7188 on the CVBS signal. However, a combination of the
CVBS and RGB inputs can be mixed and output under control
of I
2
C registers and the fast blank (FB) pin.
Four basic modes are supported:
Static Switch Mode
The FB pin is not used. The timing is extracted from the CVBS
signal, and either the CVBS content or RGB content can be
output under the control of CVBS_RGB_SEL. This mode allows
the selection of a full-screen picture from either source. Overlay
is not possible in static switch mode.
Fixed Alpha Blending
The FB pin is not used. The timing is extracted from the CVBS
signal, and an alpha blended combination of the video from the
CVBS and RGB sources is output. This alpha blending is
applied to the full screen. The alpha blend factor is selected with
the I
2
C signal MAN_ALPHA[6:0]
.
Overlay is not possible in
fixed alpha blending mode.
相關PDF資料 |
PDF描述 |
|---|---|
| ADV7189B | Multiformat SDTV Video Decoder |
| ADV7189BBSTZ268H | Multiformat SDTV Video Decoder |
| ADV7189BKSTZ10F | Multiformat SDTV Video Decoder |
| ADV7189 | Multiformat SDTV Video Decoder |
| ADV7189KST | Multiformat SDTV Video Decoder |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ADV7188BSTZ | 功能描述:IC DECODER VID MULTIFORM 80LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189B | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
| ADV7189BBSTZ | 功能描述:IC VIDEO DECODER SDTV 80-LQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| ADV7189BBSTZ268H | 制造商:AD 制造商全稱:Analog Devices 功能描述:Multiformat SDTV Video Decoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。