參數(shù)資料
型號(hào): ADUC7061BCPZ32-RL
廠商: Analog Devices Inc
文件頁數(shù): 82/108頁
文件大小: 0K
描述: IC MCU 16/32BIT 32KB 32LFCSP
產(chǎn)品變化通告: ADuC7060/1 Idd Specification Change 01/Feb/2010
設(shè)計(jì)資源: USB Based Temperature Monitor Using ADuC7061 and an External RTD (CN0075)
4 mA-to-20 mA Loop-Powered Temperature Monitor Using ADuC7060/1 (CN0145)
標(biāo)準(zhǔn)包裝: 5,000
系列: MicroConverter® ADuC7xxx
核心處理器: ARM7
芯體尺寸: 16/32-位
速度: 10MHz
連通性: I²C,SPI,UART/USART
外圍設(shè)備: POR,PWM,溫度傳感器,WDT
輸入/輸出數(shù): 8
程序存儲(chǔ)器容量: 32KB(16K x 16)
程序存儲(chǔ)器類型: 閃存
RAM 容量: 1K x 32
電壓 - 電源 (Vcc/Vdd): 2.375 V ~ 2.625 V
數(shù)據(jù)轉(zhuǎn)換器: A/D 5x24b,8x24b,D/A 1x14b
振蕩器型: 內(nèi)部
工作溫度: -40°C ~ 125°C
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
包裝: 帶卷 (TR)
Data Sheet
ADuC7060/ADuC7061
Rev. D | Page 75 of 108
PULSE-WIDTH MODULATOR
PULSE-WIDTH MODULATOR GENERAL OVERVIEW
Each ADuC706x integrates a 6-channel pulse-width modulator
(PWM) interface. The PWM outputs can be configured to drive
an H-bridge or can be used as standard PWM outputs. On
power-up, the PWM outputs default to H-bridge mode. This
ensures that the motor is turned off by default. In standard
PWM mode, the outputs are arranged as three pairs of PWM
pins. Users have control over the period of each pair of outputs
and over the duty cycle of each individual output.
Table 84. PWM MMRs
MMR Name
Description
PWMCON
PWM control.
PWM0COM0
Compare Register 0 for PWM Output 0 and
PWM Output 1.
PWM0COM1
Compare Register 1 for PWM Output 0 and
PWM Output 1.
PWM0COM2
Compare Register 2 for PWM Output 0 and
PWM Output 1.
PWM0LEN
Frequency control for PWM Output 0 and PWM
Output 1.
PWM1COM0
Compare Register 0 for PWM Output 2 and
PWM Output 3.
PWM1COM1
Compare Register 1 for PWM Output 2 and
PWM Output 3.
PWM1COM2
Compare Register 2 for PWM Output 2 and
PWM Output 3.
PWM1LEN
Frequency control for PWM Output 2 and PWM
Output 3.
PWM2COM0
Compare Register 0 for PWM Output 4 and
PWM Output 5.
PWM2COM1
Compare Register 1 for PWM Output 4 and
PWM Output 5.
PWM2COM2
Compare Register 2 for PWM Output 4 and
PWM Output 5.
PWM2LEN
Frequency control for PWM Output 4 and PWM
Output 5.
PWMCLRI
PWM interrupt clear.
In all modes, the PWMxCOMx MMRs control the point at
which the PWM outputs change state. An example of the first
pair of PWM outputs (PWM0 and PWM1) is shown in Figure 26.
HIGH SIDE
(PWM0)
LOW SIDE
(PWM1)
PWM0COM2
PWM0COM1
PWM0COM0
PWM0LEN
07079-
020
Figure 26. PWM Timing
The PWM clock is selectable via PWMCON with one of the
following values: UCLK divided by 2, 4, 8, 16, 32, 64, 128, or
256. The length of a PWM period is defined by PWMxLEN.
The PWM waveforms are set by the count value of the 16-bit
timer and the compare registers contents, as shown with the
PWM0 and PWM1 waveforms in Figure 26.
The low-side waveform, PWM1, goes high when the timer
count reaches PWM0LEN, and it goes low when the timer
count reaches the value held in PWM0COM2 or when the
high-side waveform (PWM0) goes low.
The high-side waveform, PWM0, goes high when the timer
count reaches the value held in PWM0COM0, and it goes low
when the timer count reaches the value held in PWM0COM1.
PWMCON Control Register
Name:
PWMCON
Address:
0xFFFF0F80
Default value:
0x0012
Access:
Read and write
Function:
This is a 16-bit MMR that configures the
PWM outputs.
相關(guān)PDF資料
PDF描述
VI-B2L-IW-F4 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8JU MCU AVR 8K ISP FLASH MEM 44-PLCC
VI-B2L-IW-F3 CONVERTER MOD DC/DC 28V 100W
ATMEGA8535L-8PU IC AVR MCU 8K 8MHZ 3V 40DIP
VI-B2L-IW-F2 CONVERTER MOD DC/DC 28V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADUC70SMARTLINKRL7 制造商:Analog Devices 功能描述:
ADUC70TEL 制造商:Analog Devices 功能描述:FLASH ARM +5-CH 12BIT ADC - Trays
ADUC70TEL-RL7 制造商:Analog Devices 功能描述:
ADUC7120BBCZ 制造商:Analog Devices 功能描述:- Rail/Tube
ADUC7120BBCZ-RL 制造商:Analog Devices 功能描述:- Tape and Reel