參數(shù)資料
型號: ADSP-21267
廠商: Analog Devices, Inc.
英文描述: Preliminary Technical Data
中文描述: 初步技術數(shù)據(jù)
文件頁數(shù): 25/44頁
文件大?。?/td> 454K
代理商: ADSP-21267
ADSP-21267
Rev. PrA
|
Page 25 of 44
|
January 2004
PRELIMINARY TECHNICAL DATA
Table 19. 16-bit Memory Read Cycle
Parameter
Timing Requirements
t
DRS
t
DRH
Min
Max
Unit
Address/Data [15:0] Setup Before RD high
Address/Data [15:0] Hold After RD high
3.3
0
ns
ns
Switching Characteristics
t
ALEW
t
ALERW
t
ADAS
t
ADAH
t
ALEHZ
t
RW
D = (Data Cycle Duration) x t
CCLK
H = t
CCLK
(if a hold cycle is specified, else H = 0)
ns
ns
ns
ns
ns
ns
ns
ALE Pulse Width
ALE Deasserted to Read/Write Asserted
Address/Data [15:0] Setup Before ALE Deasserted
1
Address/Data [15:0] Hold After ALE Deaserted
1
ALE Deasserted
1
to Address/Data[15:0] In High Z
RD Pulse Width
2 x t
CCLK
– 2
1 x t
CCLK
– 1
2.5 x t
CCLK
– 2.0
0.5 x t
CCLK
– 0.8
0.5 x t
CCLK
– 0.8
D – 2
0.5t
CCLK
+ 3.0
1
On reset, ALE is an active high cycle. However, it can be reconfigured by software to be active low.
Figure 18. Read Cycle For 16-bit Memory Timing
VALID ADDRESS
VALID DATA
t
ADAS
t
ADAH
AD[15:0]
t
ALEHZ
t
DRS
t
DRH
t
ALEW
ALE
RD
t
RW
WR
t
ALERW
相關PDF資料
PDF描述
ADSP-21267SKBCZ-X Preliminary Technical Data
ADSP-21267SKSTZ-X Preliminary Technical Data
ADSP-21362 SHARC Processor
ADSP-21362BBC-1AA SHARC Processor
ADSP-21362BBCZ-1AA SHARC Processor
相關代理商/技術參數(shù)
參數(shù)描述
ADSP-21267SKBCZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKSTZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21362 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
adsp-21362bbc-1aa 制造商:Analog Devices 功能描述:
ADSP-21362BBCZ-1AA 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC 333 MHz Processor includes DTCP/SPDIF RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT