參數(shù)資料
型號(hào)： ADSP-21267
廠商： Analog Devices, Inc.
英文描述： Preliminary Technical Data
中文描述： 初步技術(shù)數(shù)據(jù)
文件頁數(shù)： 10/44頁
文件大小： 454K
代理商： ADSP-21267
Rev. PrA
|
Page 10 of 44
|
January 2004
ADSP-21267
PRELIMINARY TECHNICAL DATA
PIN FUNCTION DESCRIPTIONS
ADSP-21267 pin definitions are listed below. Inputs identified
as synchronous (S) must meet timing requirements with respect
to CLKIN (or with respect to TCK for TMS, TDI). Inputs iden-
tified as asynchronous (A) can be asserted asynchronously to
CLKIN (or to TCK for TRST). Tie or pull unused inputs to
V
DDEXT
or GND, except for the following:
DAI_Px, SPICLK, MISO, MOSI, EMU, TMS,TRST, TDI
and AD15-0 (NOTE: These pins have internal pull-up
resistors.)
The following symbols appear in the Type column of
Table 2
:
A = Asynchronous, G = Ground, I = Input, O = Output,
P = Power Supply, S = Synchronous, (A/D) = Active Drive,
(O/D) = Open Drain, and T = Three-State.
Table 2. Pin Descriptions
Pin
Type
State During &
After Reset
Three-state with
pull-up enabled
Function
AD15-0
I/O/T
Parallel Port Address/Data.
The ADSP-21267 parallel port and its corresponding
DMA unit output addresses and data for peripherals on these multiplexed pins. The
multiplex state is determined by the ALE pin. The parallel port can operate in either
8-bit or 16-bit mode. Each AD pin has a 22.5 K
internal pull-up resistor. See
Address
Data Modes on page 13
for details of the AD pin operation:
For 8-bit mode: ALE is automatically asserted whenever a change occurs in the
upper 16 external address bits, A23-8; ALE is used in conjunction with an external
latch to retain the values of the A23-8.
For 16-bit mode: ALE is automatically asserted whenever a change occurs in the
address bits, A15-0; ALE is used in conjunction with an external latch to retain the
values of the A15-0.
To use these pins as flags (FLAG15-0) set (=1) bit 20 of the SYSCTL register and
disable the parallel port. See
Table 3 on page 13
for a list of how the AD15-0 pins
map to the flag pins. When used as an input, the IDP Channel0 can use these pins
for parallel input data.
Parallel Port Read Enable.
RD is asserted low whenever the DSP reads 8-bit or 16-
bit data from an external memory device. When AD15-0 are flags, this pin remains
deasserted.
Parallel Port Write Enable.
WR is asserted low whenever the DSP writes 8-bit or
16-bit data to an external memory device. When AD15-0 are flags, this pin remains
deasserted.
Parallel Port Address Latch enable.
ALE is asserted whenever the DSP drives a
new address on the parallel port address pins. On reset, ALE is active high. However,
it can be reconfigured using software to be active low. When AD15-0 are flags, this
pin remains deasserted.
Flag Pins.
Each FLAG pin is configured via control bits as either an input or output.
As an input, it can be tested as a condition. As an output, it can be used to signal
external peripherals. These pins can be used as an SPI interface slave select output
during SPI mastering. These pins are also multiplexed with the IRQx and the TIMEXP
signals.
In SPI master boot mode, FLAG0 is the slave select pin that must be connected to
an SPI EPROM. FLAG0 is configured as a slave select during SPI master boot. When
bit 16 is set (=1) in the SYSCTL register, FLAG0 is configured as IRQ0.
When bit 17 is set (=1) in the SYSCTL register, FLAG1 is configured as IRQ1.
When bit 18 is set (=1) in the SYSCTL register, FLAG2 is configured as IRQ2.
When bit 19 is set (=1) in the SYSCTL register, FLAG3 is configured as TIMEXP which
indicates that the system timer has expired.
RD
O
Output only, driven
high
1
WR
O
Output only, driven
high
1
ALE
O
Output only, driven
low
1
FLAG3-0
I/O/A
Three-state
相關(guān)PDF資料
PDF描述
ADSP-21267SKBCZ-X Preliminary Technical Data
ADSP-21267SKSTZ-X Preliminary Technical Data
ADSP-21362 SHARC Processor
ADSP-21362BBC-1AA SHARC Processor
ADSP-21362BBCZ-1AA SHARC Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ADSP-21267SKBCZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21267SKSTZ-X 制造商:AD 制造商全稱:Analog Devices 功能描述:Preliminary Technical Data
ADSP-21362 制造商:AD 制造商全稱:Analog Devices 功能描述:SHARC Processor
adsp-21362bbc-1aa 制造商:Analog Devices 功能描述:
ADSP-21362BBCZ-1AA 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 333 MHz Processor includes DTCP/SPDIF RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*