參數(shù)資料
型號: AD9549ABCPZ
廠商: Analog Devices Inc
文件頁數(shù): 34/76頁
文件大?。?/td> 0K
描述: IC CLOCK GEN/SYNCHRONIZR 64LFCSP
產(chǎn)品變化通告: AD9549A Mask Change 22/Oct/2010
標準包裝: 1
類型: 時鐘/頻率發(fā)生器,同步器
PLL:
主要目的: 以太網(wǎng),SONET/SDH,Stratum
輸入: CMOS,LVDS,LVPECL
輸出: CMOS,HSTL
電路數(shù): 1
比率 - 輸入:輸出: 2:2
差分 - 輸入:輸出: 是/是
頻率 - 最大: 750MHz
電源電壓: 1.71 V ~ 3.465 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-VFQFN 裸露焊盤,CSP
供應商設備封裝: 64-LFCSP-VQ(9x9)
包裝: 托盤
產(chǎn)品目錄頁面: 776 (CN2011-ZH PDF)
AD9549
Rev. D | Page 4 of 76
SPECIFICATIONS
DC SPECIFICATIONS
AVDD = 1.8 V ± 5%, AVDD3 = 3.3 V ± 5%, DVDD = 1.8 V ± 5%, DVDD_I/O = 3.3 V ± 5%. AVSS = 0 V, DVSS = 0 V, unless otherwise noted.
Table 1.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SUPPLY VOLTAGE
DVDD_I/O (Pin 1)
3.135
3.30
3.465
V
DVDD (Pin 3, Pin 5, Pin 7)
1.71
1.80
1.89
V
AVDD3 (Pin 14, Pin 46, Pin 47, Pin 49)
3.135
3.30
3.465
V
AVDD3 (Pin 37)
1.71
3.30
3.465
V
Pin 37 is typically 3.3 V, but can be set to 1.8 V
AVDD (Pin 11, Pin 19, Pin 23 to Pin 26, Pin 29,
Pin 30, Pin 36, Pin 42, Pin 44, Pin 45, Pin 53)
1.71
1.80
1.89
V
SUPPLY CURRENT
IAVDD3 (Pin 14)
4.7
5.6
mA
REFA, REFB buffers
IAVDD3 (Pin 37)
3.8
4.5
mA
CMOS output clock driver at 3.3 V
IAVDD3 (Pin 46, Pin 47, Pin 49)
26
29
mA
DAC output current source, fS = 1 GSPS
IAVDD (Pin 36, Pin 42)
21
26
mA
FDBK_IN input, HSTL output clock driver
(output doubler turned on)
IAVDD (Pin 11)
12
15
mA
REFA and REFB input buffer 1.8 V supply
IAVDD (Pin 19, Pin 23 to Pin 26, Pin 29,
Pin 30, Pin 44, Pin 45)
215
281
mA
Aggregate analog supply, including system
clock PLL
IAVDD (Pin 53)
41
49
mA
DAC power supply
IDVDD (Pin 3, Pin 5, Pin 7)
254
265
mA
Digital core
IDVDD_I/O (Pin 1)
4
6
mA
Digital I/O (varies dynamically)
LOGIC INPUTS (Except Pin 32)
Pin 9, Pin 10, Pin 54 to Pin 61, Pin 63, Pin 64
Input High Voltage (VIH)
2.0
DVDD_I/O
V
Input Low Voltage (VIL)
DVSS
0.8
V
Input Current (IINH, IINL)
±60
±200
A
At VIN = 0 V and VIN = DVDD_I/O
Maximum Input Capacitance (CIN)
3
pF
CLKMODESEL (Pin 32) LOGIC INPUT
Pin 32 only
Input High Voltage (VIH)
1.4
AVDD
V
Input Low Voltage (VIL)
AVSS
0.4
V
Input Current (IINH, IINL)
18
50
A
At VIN = 0 V and VIN = AVDD
Maximum Input Capacitance (CIN)
3
pF
LOGIC OUTPUTS
Pin 62 and the following bidirectional pins:
Pin 9, Pin 10, Pin 54, Pin 55, Pin 63
Output High Voltage (VOH)
2.7
DVDD_I/O
V
IOH = 1 mA
Output Low Voltage (VOL)
DVSS
0.4
V
IOL = 1 mA
REFERENCE INPUTS
Pin 12, Pin 13, Pin 15, Pin 16
Input Capacitance
3
pF
Input Resistance
8.5
11.5
14.5
k
Differential at Register 0x040F[1:0] = 00
Differential Operation
Common Mode Input Voltage1
1.5
(Applicable When DC-Coupled)
AVDD3
0.2
V
Differential operation; note that LVDS signals
must be ac-coupled
Differential Input Voltage Swing1
500
mV p-p
Differential operation
Single-Ended Operation
Register 0x040F[1:0] = 10
Input Voltage High (VIH)
2.0
AVDD3
V
Input Voltage Low (VIL)
AVSS
0.8
V
Threshold Voltage
AVDD3
0.66
AVDD3
0.82
AVDD3
0.98
V
Register 0x040F[1:0] = 10 (other settings
possible)
Input Current
1
mA
Single-ended operation
FDBK_IN INPUT
Pin 40, Pin 41
Input Capacitance
3
pF
Input Resistance
18
22
26
k
Differential
Differential Input Voltage Swing2
225
mV p-p
12 dBm into 50 ; must be ac-coupled
相關PDF資料
PDF描述
ADN2814ACPZ IC CLOCK/DATA RECOVERY 32LFCSP
SM802105UMG IC SYNTHESIZER 2CH 24-QFN
SM802104UMG IC SYNTHESIZER 2CH 24-QFN
SM843001-212KA IC CLK SYNTHESIZER FIBRE 8-TSSOP
MS27466T25F4S CONN RCPT 56POS WALL MT W/SCKT
相關代理商/技術參數(shù)
參數(shù)描述
AD9549ABCPZ-REEL7 功能描述:IC CLOCK GEN/SYNCHRONIZR 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 專用 系列:- 標準包裝:28 系列:- 類型:時鐘/頻率發(fā)生器 PLL:是 主要目的:Intel CPU 服務器 輸入:時鐘 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:3:22 差分 - 輸入:輸出:無/是 頻率 - 最大:400MHz 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-TFSOP (0.240",6.10mm 寬) 供應商設備封裝:64-TSSOP 包裝:管件
AD9549APCBZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Input Network Clock Generator/Synchronizer
AD9549BCPZ 制造商:Analog Devices 功能描述:
AD9549BCPZ-REEL7 制造商:Analog Devices 功能描述:PLL CLOCK SYNTHESIZER SGL 64LFCSP EP - Tape and Reel
AD9549BCPZ-TR 制造商:Analog Devices 功能描述:650MHZ DDS CLK GEN W/SYNCH REEL - Tape and Reel