- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1887 > 6PAIC3106IRGZRQ1 (Texas Instruments)IC AUDIO CODEC STEREO 48-QFN PDF資料下載
參數(shù)資料
| 型號(hào)： | 6PAIC3106IRGZRQ1 |
| 廠商： | Texas Instruments |
| 文件頁數(shù)： | 19/103頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC AUDIO CODEC STEREO 48-QFN |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 立體聲音頻 |
| 數(shù)據(jù)接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 數(shù)量： | 2 / 2 |
| 三角積分調(diào)變： | 是 |
| S/N 比，標(biāo)準(zhǔn) ADC / DAC (db)： | 92 / 102（差分），92 / 95（單端） |
| 動(dòng)態(tài)范圍，標(biāo)準(zhǔn) ADC / DAC (db)： | 91 / 99（差分），91 / 92（單端） |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.6 V |
| 電壓 - 電源，數(shù)字： | 1.1 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 48-VQFN 裸露焊盤（7x7） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1077 (CN2011-ZH PDF) |
| 其它名稱： | 296-25253-6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁
DA(6)
DA(0)
RA(7)
RA(0)
Start
(M)
7-bit Device Address
(M)
Write
(M)
Slave
Ack
(S)
8-bit Register Address
(M)
Slave
Ack
(S)
SDA
SCL
DA(6)
DA(0)
7-bit Device Address
(M)
Read
(M)
Slave
Ack
(S)
D(7)
D(0)
8-bit Register Data
(S)
Stop
(M)
Master
No Ack
(M)
Repeat
Start
(M)
(M) => SDA Controlled by Master
(S) => SDA Controlled by Slave
DA(6)
DA(0)
RA(7)
RA(0)
D(7)
D(0)
Start
(M)
7-bit Device Address
(M)
Write
(M)
Slave
Ack
(S)
8-bit Register Address
(M)
Slave
Ack
(S)
8-bit Register Data
(M)
Stop
(M)
Slave
Ack
(S)
SDA
SCL
(M) => SDA Controlled by Master
(S) => SDA Controlled by Slave
SLAS663B – AUGUST 2009 – REVISED OCTOBER 2012
A not-acknowledge is performed by simply leaving SDA HIGH during an acknowledge cycle. If a device is not
present on the bus, and the master attempts to address it, it will receive a not
acknowledge because no device
is present at that address to pull the line LOW.
When a master has finished communicating with a slave, it may issue a STOP condition. When a STOP
condition is issued, the bus becomes idle again. A master may also issue another START condition. When a
START condition is issued while the bus is active, it is called a repeated START condition.
The TLV320AIC3106 also responds to and acknowledges a General Call, which consists of the master issuing a
command with a slave address byte of 00H.
Figure 17. I2C Write
Figure 18. I2C Read
In the case of an I2C register write, if the master does not issue a STOP condition, then the device enters auto-
increment mode. So in the next eight clocks, the data on SDA is treated as data for the next incremental register.
Similarly, in the case of an I2C register read, after the device has sent out the 8-bit data from the addressed
register, if the master issues an ACKNOWLEDGE, the slave takes over control of SDA bus and transmit for the
next 8 clocks the data of the next incremental register.
I
2C BUS DEBUG IN A GLITCHED SYSTEM
Occasionally, some systems may encounter noise or glitches on the I2C bus. In the unlikely event that this
affects bus performance, then it can be useful to use the I2C Debug register. This feature terminates the I2C bus
error allowing this I2C device and system to resume communications. The I2C bus error detector is enabled by
default. The TLV320AIC3106 I2C error detector status can be read from Page 0, Register 107, bit D0. If desired,
the detector can be disabled by writing to Page 0, Register 107, bit D2.
DIGITAL AUDIO DATA SERIAL INTERFACE
Audio data is transferred between the host processor and the TLV320AIC3106 via the digital audio data serial
interface, or audio bus. The audio bus on this device is very flexible, including left or right justified data options,
support for I2S or PCM protocols, programmable data length options, a TDM mode for multichannel operation,
very flexible master/slave configurability for each bus clock line, and the ability to communicate with multiple
devices within a system directly.
The data serial interface uses two sets of pins for communication between external devices, with the particular
pin used controlled through register programming. This configuration is shown in Figure 19 below.
22
Copyright 2009–2012, Texas Instruments Incorporated
Product Folder Links: TLV320AIC3106-Q1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 70001851 | DEVICE SERVER 1PORT SRL-ETHERNET |
| 73M1822-IM/F | MICRODAA VOICE DATA/FAX 42-QFN |
| 73M1866B-IM/F | MICRODAA SGL PCM HIGHWAY 42-QFN |
| 73M2901CE-IGVR/F | IC MODEM 3.3V V.22BIS 32-TQFP |
| 73S1209F-68IMR/F/P | IC SMART CARD READER PROG 68-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 6PAIC3109TRHBRQ1 | 功能描述:AUTOMOTIVE LOW-POWER 96KHZ MONO 制造商:texas instruments 系列:汽車級(jí)，AEC-Q100 包裝:剪切帶（CT） 零件狀態(tài):在售 類型:音頻 數(shù)據(jù)接口:I2C， I2S 分辨率（位）:16 b，20 b，24 b，32 b ADC/DAC 數(shù):1 / 1 三角積分:是 信噪比，ADC/DAC（db）（典型值）:92 / 102 動(dòng)態(tài)范圍，ADC/DAC（db）（典型值）:93 / 97 電壓 - 電源，模擬:2.7 V ~ 3.6 V 電壓 - 電源，數(shù)字:1.1 V ~ 3.6 V 工作溫度:-40°C ~ 105°C（TA） 安裝類型:表面貼裝 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商器件封裝:32-VQFN（5x5） 標(biāo)準(zhǔn)包裝:1 |
| 6PAIC3254IRHBRQ1 | 制造商:Texas Instruments 功能描述: 制造商:Texas Instruments 功能描述:IC STEREO AUDIO CODEC 1.8V 32QFN 制造商:Texas Instruments 功能描述:AUDIO CODEC, 32BIT, 192KSPS, VQFN-32, Audio CODEC Type:Stereo, No. of ADCs:2, No |
| 6PA-J45 | 功能描述:開關(guān)配件 LIMT SWITCH -OT RoHS:否 制造商:C&K Components 類型:Cap 用于:Pushbutton Switches 設(shè)計(jì)目的: |
| 6-PAK | 制造商:CANDD 制造商全稱:C&D Technologies 功能描述:PROGRAMMABLE DC/DC CONVERTER |
| 6PC-03 | 制造商:TE Connectivity 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。