- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄293971 > 5962R0150201VYC 32-BIT, 12 MHz, RISC PROCESSOR, CPGA144 PDF資料下載
參數(shù)資料
| 型號： | 5962R0150201VYC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 32-BIT, 12 MHz, RISC PROCESSOR, CPGA144 |
| 封裝： | CERAMIC, PGA-144 |
| 文件頁數(shù)： | 3/55頁 |
| 文件大?。?/td> | 685K |
| 代理商： | 5962R0150201VYC |
第1頁第2頁當(dāng)前第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁
11
GENERAL OPERATION
The UT1750AR can operate in two modes. The first operating
mode is the Reduced Instruction Set Computer (RISC) mode;
the second is the MIL-STD-1750A Instruction Set Architecture
(ISA) emulation mode. The mode-select input pin (M1750)
determines the UT1750AR’s operating mode. M1750 must be
tied high to enable the MIL-STD-1750A ISAemulation mode
of operation; otherwise, an internal pull-down resistor pulls
M1750 low, selecting the RISC mode.
The UT1750AR has a Harvard architecture when it operates in
the RISC mode (M1750 = 0). A processor with a Harvard
architecture has two sets of address and data busses; one set
interfaces with instruction memory and the other set interfaces
with operand memory. This architecture allows the UT1750AR
to perform overlapping instruction fetch-and-execute bus cycles
that enhance processor throughput.
The UT1750AR’s reduced instruction set consists of 30 separate
instructions. The UT1750AR executes most of these
instructions in two clock cycles providing fast execution of
RISC-coded programs. All the UT1750AR’s processing
capabilities in the RISC mode are available to the system
programmer by using the companion RISC Assembler
(RASM)/Linker (RLNK), RISC Interactive Software Simulator
(IRSIM), and hardware development debug tools.
In the MIL-STD-1750A mode of operation (M1750 = 1), the
UT1750AR has a Von Neumann architecture. A processor with
a Von Neumann architecture has a common set of address and
data busses that make instructions and operand data available
to the processor.
The UT1750AR emulates the MIL-STD-1750A instruction set
when it has a specially programmed set of RISC PROMs. These
PROMs contain RISC-coded macros that correspond to each
MIL-STD-1750 instruction. When the UT1750AR fetches a
1750 instruction from memory, it decodes this instruction’s
opcode and generates an address for the RISC PROMs. This
address points to a RISC macro that, when executed, performs
the operation the 1750 instruction requires.
The high execution rate of the UT1750AR’s native RISC
language is also available when the UT1750AR is in the MIL-
STD-1750 mode of operation by using the MIL-STD-1750
Built-in-Function (BIF) opcode. The system designer can
develop a RISC macro for a specific function, such as power-
on self-test routines, built-in-test routines, signal-processing
routines, or any routine that requires real-time processing. The
UT1750AR executes this function when it encounters the BIF
in the MIL-STD-1750 program flow.
The RISC Mode of Operation
The configuration for the UT1750AR in the RISC mode of
operation is shown in figure 4. RISC is the default mode of
operation for the UT1750AR since the M1750 input is tied to
an internal pull-down resistor.
When the UT1750AR operates in the RISC mode, the system
designer stores the executable RISC program in RISC memory.
The UTMC RISC Assembler generates this executable RISC
program. All 20 of the RISC address lines can access a user-
defined program in RISC memory. This means the maximum
length of any RISC program is 1 mega- word.
Although the executable RISC program is all that is stored in
RISC memory, two RISC instructions allow the programmer to
manipulate the data in RISC memory. These instructions are the
Load Register from (RISC) Instruction Memory (LRI) and the
Store Register to (RISC) Instruction Memory (STRI).
When operating in the RISC mode, the UT1750AR first
generates an address on the RISC address bus for the instruction
it stores in the Primary Instruction Register (PIR). After the
UT1750AR stores the RISC instruction in the PIR, the
UT1750AR begins executing the instruction in the Instruction
Register (IR). If the present instruction in the IR requires only
internal processing, the UT1750AR does not exercise the
Operand Address and data busses. If, on the other hand, the
instruction in the IR requires some type of Operand Data, the
UT1750AR begins an Operand bus arbitration cycle midway
through the next processor clock cycle.
The Operand bus arbitration cycle begins with the UT1750AR
asserting the Bus Request (BRQ) signal. The UT1750AR
samples the Bus Grant (BGNT) and the Bus Busy ( BUSY)
signals on every falling edge of the processor clock. When the
UT1750AR detects that the previous bus controller has
relinquished control of the bus, the UT1750AR generates the
Bus Grant Acknowledge ( BGACK) signal signifying that it has
taken control of the bus.
After the UT1750AR has taken control of the bus, it generates
the Operand address and data. The Address Strobe (AS) and
Data Strobe (DS) signals indicate when the Operand address
and data are valid. If the UT1750AR is interfacing to slow
memory or other peripheral devices that require long memory-
access times, the Data Transfer Acknowledge (DTACK) signal
extends the memory cycle time. By holding off the assertion of
DTACK, the slow memory device lengthens the memory cycle
until it can provide data for the UT1750AR.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 5962R0150202VYX | 16-BIT, 16 MHz, RISC PROCESSOR, QFP132 |
| 5962R0722402VYC | SPECIALTY MICROPROCESSOR CIRCUIT, PQFP256 |
| 5962R8958702VXA | 5 V FIXED POSITIVE LDO REGULATOR, 1 V DROPOUT, CDSO16 |
| 5962R9215311VTA | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
| 5962R9215311VTX | 32K X 8 STANDARD SRAM, 55 ns, CDFP36 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 5962R0253801VZA | 制造商:Analog Devices 功能描述:- Rail/Tube |
| 5962R0720802VXC | 制造商:Texas Instruments 功能描述:ADS5463 RHA QMLV DEVICE |
| 5962R0722601VZA | 制造商:Texas Instruments 功能描述:D/A CONVERTER, 12-BIT - Trays |
| 5962R0722701VZA | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 8-Ch 50 kSPS-1 MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| 5962R0722902VXA | 功能描述:低壓差穩(wěn)壓器 - LDO 3-Terminal Adj Reg RoHS:否 制造商:Texas Instruments 最大輸入電壓:36 V 輸出電壓:1.4 V to 20.5 V 回動電壓（最大值）:307 mV 輸出電流:1 A 負載調(diào)節(jié):0.3 % 輸出端數(shù)量: 輸出類型:Fixed 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。