á
XRT73L02
2 CHANNEL E3/DS3/STS-1 LINE INTERFACE UNIT
PRELIMINARY
REV. P1.1.0
5
14
LCV_0
O
Line Code Violation Indicator - Channel 0:
Whenever the Receive Section of Channel 0 detects a Line Code Violation, it
pulses this output pin "High". This output pin remains "Low" at all other times.
N
OTE
:
The XRT73L02 outputs an NRZ pulse via this output pin. It is advis-
able to sample this output pin via the RxClk_0 clock output signal.
15
RLOL_0
O
Receive Loss of Lock Output Indicator - Channel 0:
This output pin toggles "High" if Channel 0 of the XRT73L02 has detected a
Loss of Lock Condition. Channel 0 declares an LOL (Loss of Lock) Condition
if the recovered clock frequency deviates from the Reference Clock frequency
(available at the EXClk_(n) input pin) by more than 0.5%.
16
EXClk_0
I
External Reference Clock Input - Channel 0:
Apply a 34.368 MHz clock signal for E3 applications, a 44.736 MHz clock sig-
nal for DS3 applications or a 51.84 MHz clock signal for SONET STS-1 appli-
cations.
N
OTES
:
1. It is permissible to use the same clock which is also driving the TxClk
input pin.
2. It is permissible to operate the two Channels at different data rates.
17
CS/(ENDECDIS)
I
Microprocessor Serial Interface - Chip Select Input/Encoder-Decoder
Disable Input:
This pin’s functionality depends on whether the XRT73L02 is operating in the
HOST or Hardware Mode.
HOST Mode - Chip Select Input
The Local Microprocessor must assert this pin (set it to "0") in order to enable
communication with the XRT73L02 via the Microprocessor Serial Interface.
N
OTE
:
This pin is internally pulled “High".
Hardware Mode - Encoder/Decoder Disable Input
Setting this input pin "High" disables the B3ZS/HDB3 Encoder & Decoder
blocks in the XRT73L02 and configures it to transmit and receive the line sig-
nal in an AMI format.
Setting this input pin "Low" enables the B3ZS/HDB3 Encoder & Decoder
blocks and configures it to transmit and receive the line signal in the B3ZS for-
mat for STS-1/DS3 operation or in the HDB3 format for E3 operation.
N
OTE
:
If the XRT73L02 is operating in the Hardware Mode, this pin setting
configures the B3ZS/HDB3 Encoder and Decoder Blocks for both Channels.
18
SClk/(RxOFF_1)
I
Microprocessor Serial Interface Clock Signal/Channel 1 Receiver Shut
OFF Input:
The function of this pin depends on whether the XRT73L02 is operating in the
HOST Mode or in the Hardware Mode.
HOST Mode - Microprocessor Serial Interface Clock Signal:
This signal is used to sample the data on the SDI pin on the rising edge of this
signal. Additionally, during Read operations the Microprocessor Serial Inter-
face updates the SDO output on the falling edge of this signal.
Hardware Mode - Channel 1 Receiver Shut OFF input pin:
Setting this input pin "High" shuts off the Channel 1 receiver. Setting this input
pin "Low" enables the Receive Section for full operation.
PIN DESCRIPTION
P
IN
#
S
IGNAL
N
AME
T
YPE
D
ESCRIPTION