The timing waveforms s" />
參數(shù)資料
型號: XC56L307VF160
廠商: Freescale Semiconductor
文件頁數(shù): 22/104頁
文件大?。?/td> 0K
描述: IC DSP 24BIT FIXED POINT 196-BGA
標(biāo)準(zhǔn)包裝: 126
系列: DSP563xx
類型: 定點(diǎn)
接口: 主機(jī)接口,SSI,SCI
時鐘速率: 160MHz
非易失內(nèi)存: ROM(576 B)
芯片上RAM: 576kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.80V
安裝類型: 表面貼裝
封裝/外殼: 196-LBGA
供應(yīng)商設(shè)備封裝: 196-MAPBGA(15x15)
包裝: 托盤
DSP56L307 Technical Data, Rev. 6
2-4
Freescale Semiconductor
Specifications
2.4 AC Electrical Characteristics
The timing waveforms shown in the AC electrical characteristics section are tested with a VIL maximum of 0.3 V
and a VIH minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Note 6 of
the previous table. AC timing specifications, which are referenced to a device input signal, are measured in
production with respect to the 50 percent point of the respective input signal’s transition. DSP56L307 output levels
are measured with the production test machine VOL and VOH reference levels set at 0.4 V and 2.4 V, respectively.
Note:
Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 15
MHz and rated speed.
2.4.1
Internal Clocks
Table 2-4.
Internal Clocks
Characteristics
Symbol
Expression1, 2
Min
Typ
Max
Internal operation frequency with PLL
enabled
f—
(Ef
× MF)/
(PDF
× DF)
Internal operation frequency with PLL
disabled
f—
Ef/2
Internal clock high period
With PLL disabled
With PLL enabled and MF
≤4
With PLL enabled and MF > 4
TH
0.49
× ETC ×
PDF
× DF/MF
0.47
× ETC ×
PDF
× DF/MF
ETC
0.51
× ETC ×
PDF
× DF/MF
0.53
× ETC ×
PDF
× DF/MF
Internal clock low period
With PLL disabled
With PLL enabled and
MF
≤4
With PLL enabled and
MF > 4
TL
0.49
× ET
C ×
PDF
× DF/MF
0.47
× ETC ×
PDF
× DF/MF
ETC
0.51
× ET
C ×
PDF
× DF/MF
0.53
× ETC ×
PDF
× DF/MF
Internal clock cycle time with PLL enabled
TC
—ETC × PDF ×
DF/MF
Internal clock cycle time with PLL disabled
TC
—2
× ETC
Instruction cycle time
ICYC
—TC
Notes:
1.
DF = Division Factor; Ef = External frequency; ETC = External clock cycle; MF = Multiplication Factor;
PDF = Predivision Factor; TC = internal clock cycle
2.
See the PLL and Clock Generation section in the
DSP56300 Family Manual for a detailed discussion of the PLL.
相關(guān)PDF資料
PDF描述
XC56L307VL160 IC DSP 24BIT FIXED POINT 196-BGA
XC5VLX220T-1FFG1136I IC FPGA VIRTEX-5 220K 1136FBGA
XC5VSX35T-X1FFG665C IC FPGA VIRTEX 5 35K 665FFGBGA
XC6SLX150T-3FG900I IC FPGA SPARTAN 6 900FGGBGA
XC6SLX75T-4FGG676C IC FPGA SPARTAN 6 74K 676FGGBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XC56L307VL150 功能描述:IC DSP 24BIT 150MHZ 196-MABGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP563xx 標(biāo)準(zhǔn)包裝:40 系列:TMS320DM64x, DaVinci™ 類型:定點(diǎn) 接口:I²C,McASP,McBSP 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:160kB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:0°C ~ 90°C 安裝類型:表面貼裝 封裝/外殼:548-BBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:548-FCBGA(27x27) 包裝:托盤 配用:TMDSDMK642-0E-ND - DEVELPER KIT W/NTSC CAMERA296-23038-ND - DSP STARTER KIT FOR TMS320C6416296-23059-ND - FLASHBURN PORTING KIT296-23058-ND - EVAL MODULE FOR DM642TMDSDMK642-ND - DEVELOPER KIT W/NTSC CAMERA
XC56L307VL160 功能描述:IC DSP 24BIT FIXED POINT 196-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - DSP(數(shù)字式信號處理器) 系列:DSP563xx 標(biāo)準(zhǔn)包裝:2 系列:StarCore 類型:SC140 內(nèi)核 接口:DSI,以太網(wǎng),RS-232 時鐘速率:400MHz 非易失內(nèi)存:外部 芯片上RAM:1.436MB 電壓 - 輸入/輸出:3.30V 電壓 - 核心:1.20V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:431-BFBGA,F(xiàn)CBGA 供應(yīng)商設(shè)備封裝:431-FCPBGA(20x20) 包裝:托盤
XC5A0122 制造商:Omron Electronic Components LLC 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk 制造商:Omron Electronic Components LLC 功能描述:CONNECTR 100POS RT-ANGL TERM DIN 制造商:Omron Electronic Components LLC 功能描述:Conn DIN 41612 PL 100 POS 2.54mm Solder RA Thru-Hole
XC5A-0122 功能描述:DIN 41612 連接器 CONNECTOR RoHS:否 制造商:HARTING 系列:har-bus 64 產(chǎn)品類型:Plugs 排數(shù):5 位置/觸點(diǎn)數(shù)量:160 安裝角:Right 類型:Shrouded Header 端接類型:Solder 外殼材料: 觸點(diǎn)材料: 觸點(diǎn)電鍍:
XC5A-0122BYOMR 制造商:Omron Corporation 功能描述:CONN DIN 41612 PL 100 POS 2.54MM SLDR RA TH - Bulk