Spartan-3E FPGA Family: Functional Description
DS312 (v4.1) July 19, 2013
Product Specification
110
Powering Spartan-3E FPGAs
For additional information, refer to the “Powering Spartan-3
Generation FPGAs” chapter in
UG331.
Voltage Supplies
Like Spartan-3 FPGAs, Spartan-3E FPGAs have multiple
voltage supply inputs, as shown in
Table 70. There are two
supply inputs for internal logic functions, VCCINT and
VCCAUX. Each of the four I/O banks has a separate VCCO
supply input that powers the output buffers within the
associated I/O bank. All of the VCCO connections to a
specific I/O bank must be connected and must connect to
the same voltage.
In a 3.3V-only application, all four VCCO supplies connect to
3.3V. However, Spartan-3E FPGAs provide the ability to
bridge between different I/O voltages and standards by
applying different voltages to the VCCO inputs of different
can be intermixed within a single I/O bank.
Each I/O bank also has an separate, optional input voltage
reference supply, called VREF. If the I/O bank includes an I/O
standard that requires a voltage reference such as HSTL or
SSTL, then all VREF pins within the I/O bank must be
connected to the same voltage.
Table 70: Spartan-3E Voltage Supplies
Supply Input
Description
Nominal Supply Voltage
VCCINT
Internal core supply voltage. Supplies all internal logic functions, such as CLBs, block
RAM, and multipliers. Input to Power-On Reset (POR) circuit.
1.2V
VCCAUX
Auxiliary supply voltage. Supplies Digital Clock Managers (DCMs), differential drivers,
dedicated configuration pins, JTAG interface. Input to Power-On Reset (POR) circuit.
2.5V
VCCO_0
Supplies the output buffers in I/O Bank 0, the bank along the top edge of the FPGA.
Selectable, 3.3V, 2.5V, 1.8,
1.5V, or 1.2V
VCCO_1
Supplies the output buffers in I/O Bank 1, the bank along the right edge of the FPGA. In
as the Flash PROM.
Selectable, 3.3V, 2.5V, 1.8,
1.5V, or 1.2V
VCCO_2
Supplies the output buffers in I/O Bank 2, the bank along the bottom edge of the FPGA.
Connects to the same voltage as the FPGA configuration source. Input to Power-On
Reset (POR) circuit.
Selectable, 3.3V, 2.5V, 1.8,
1.5V, or 1.2V
VCCO_3
Supplies the output buffers in I/O Bank 3, the bank along the left edge of the FPGA.
Selectable, 3.3V, 2.5V, 1.8,
1.5V, or 1.2V