
Data Sheet
W6692A PCI ISDN S/T-Controller
Publication Release Date:
Mar,2000
Revision 1.0
-7 -
LIST OF TABLES
TABLE 4.1 W6692A PIN DESCRIPTIONS ........................................................................................................................... 12
TABLE 7.1 OUTPUT PHASE DELAY COMPENSATION TABLE .................................................................................... 22
TABLE 7.2 LAYER 1 COMMAND CODES .......................................................................................................................... 24
TABLE 7.3 LAYER 1 INDICATION CODES........................................................................................................................ 24
TABLE 7.4 D PRIORITY CLASSES...................................................................................................................................... 28
TABLE 7.5 D PRIORITY COMMANDS/INDICATIONS..................................................................................................... 28
TABLE 7.6 MULTIFRAME STRUCTURE IN S/T INTERFACE ........................................................................................ 31
TABLE 8.1 REGISTER ADDRESS MAP: CHIP CONTROL AND D CHANNEL HDLC.................................................. 46
TABLE 8.2 REGISTER SUMMARY:
CHIP CONTROL AND D CHANNEL HDLC .................................................... 47
TABLE 8.3 REGISTER ADDRESS MAP: B1 CHANNEL HDLC........................................................................................ 69
TABLE 8.4 REGISTER SUMMARY: B1 CHANNEL HDLC............................................................................................... 70
TABLE 8.5 REGISTER ADDRESS MAP: B2 CHANNEL HDLC........................................................................................ 77
TABLE 8.6 REGISTER SUMMARY: B2 CHANNEL HDLC............................................................................................... 78
TABLE 8.7
PCI CONFIGURATION SPACE .................................................................................................................... 79