
Data Sheet
W6692A PCI ISDN S/T-Controller
Publication Release Date:
Mar,2000
Revision 1.0
-6 -
LIST OF FIGURES
FIG.3.1 W6692A PIN CONFIGURATION - PCI MODE ..............................................................................................................9
FIG.3.2 W6692A PIN CONFIGURATION - INTEL BUS MODE...............................................................................................10
FIG.3.3 W6692A PIN CONFIGURATION - MOTOROLA BUS MODE ....................................................................................11
FIG.5.1 ISDN INTERNET PASSIVE S-CARD WITH TWO POTS CONNECTIONS ................................................................15
FIG.6.1 W6692A FUNCTIONAL BLOCK DIAGRAM...............................................................................................................16
FIG.7.1 FRAME STRUCTURE AT S/T INTERFACE ................................................................................................................19
FIG.7.2 W6692A WIRING CONFIGURATION IN TE APPLICATIONS...................................................................................20
FIG.7.3 EXTERNAL TRANSMITTER CIRCUITRY..................................................................................................................21
FIG.7.4 EXTERNAL RECEIVER CIRCUITRY..........................................................................................................................21
FIG.7.5 LAYER 1 ACTIVATION/DEACTIVATION STATE DIAGRAM - NORMAL MODE .................................................26
FIG.7.6 LAYER 1 ACTIVATION/DEACTIVATION STATE DIAGRAM - SPECIAL MODE ..................................................27
FIG.7.7 SSP AND SCP TEST SIGNALS ....................................................................................................................................32
FIG 7.8 GCI MODE CHANNEL STRUCTURE..........................................................................................................................41
FIG.7.9 SERIAL EEPROM DATA LAYOUT.............................................................................................................................43