- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379500 > UPD61051 (NEC Corp.) MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD61051 |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| 中文描述： | 馬鞍山集成電路MPEG2音頻/視頻編碼器 |
| 文件頁(yè)數(shù)： | 54/106頁(yè) |
| 文件大?。?/td> | 824K |
| 代理商： | UPD61051 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)當(dāng)前第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
Data Sheet S15082EJ4V0DS
54
μ
PD61051, 61052
4.2.3
Host CPU to SDRAM
The host CPU can store firmware in the instruction pool area of SDRAM for the internal CPU. It stores more than
one piece of firmware and it can be replaced depending on the need, too.
When transferring data continuously, transfer during resetting an internal CPU, If reset of internal CPU is can
canceled on the way, the internal CPU sometime malfunction. The number of the transfer bytes is a 4-byte unit.
Y
Y
Y
Y
N
N
N
N
Instruction
download
Destination address register
(24H to 26H) setting
Internal CPU reset
Reset register (3EH)
←
02H
setting
Number of transefer bytes
Transfer counter register
(27H to 29H) setting
Host CPU
→
SDRAM transfer
Transfer mode register
(20H)
←
40H
setting
CINT
Transfer data register
(3FH)
←
Instruction
Interrupt register 0
(30H): (02H or 01H)
Y
N
Interrupt register 0
(30H): 04H
Interrupt register 0 clear
Interrupt register 0 (30H)
←
Interrupt register 0 (30H)
All instruction
writing ending
128 bytes
writing ending
Return
Transfer error handling
(refer to
4.8
)
Return
Transfer ending (refer to
4.7
)
Internal CPU reset is canceled
Reset register
(3EH)
←
00H setting
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD61051GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD61051GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。