- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379500 > UPD61051 (NEC Corp.) MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER PDF資料下載
參數(shù)資料
| 型號： | UPD61051 |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| 中文描述： | 馬鞍山集成電路MPEG2音頻/視頻編碼器 |
| 文件頁數(shù)： | 47/106頁 |
| 文件大?。?/td> | 824K |
| 代理商： | UPD61051 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁當(dāng)前第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Data Sheet S15082EJ4V0DS
47
μ
PD61051, 61052
3.2.3
Internal CPU interrupt register
Address
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
2AH
iCPU-INT
R/W
Int. to internal CPU
Host CPU set interrupt to internal CPU. Internal CPU clears this bit after interrupt operation.
The reset of the RESET pin or ALL RESET of the reset register initializes this address to 0H.
3.2.4
Interrupt mask register
Address
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
2BH
DMA-ERR
-M
DMA-RDY
-M
DMA-DON
E-M
R/W
Interrupt mask0
2CH
Defined by firmware
R/W
Interrupt mask1
2DH
Defined by firmware
R/W
Interrupt mask2
2EH
Defined by firmware
R/W
Interrupt mask3
2FH
Defined by firmware
R/W
Interrupt mask4
These registers are interrupt masks for next interrupt. Interrupt mask can be set bit by bit. When setting an
interrupt mask, CINT does not become high even if the interrupt register becomes 1.
The reset of the RESET pin or ALL RESET of the reset register initializes this address to 0H.
3.2.5
Download interrupt register
Address
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
30H
DMA-ERR
DMA-RDY
DMA-DON
E
R/W
Interrupt0
It is set for 1 when the interrupt factor occurs.
The interrupt bit clears when host CPU writes to this register after the interrupt processing.
The reset of the RESET pin or ALL RESET of the reset register initializes this address to 0H.
Clear processing continues until interrupt registers is cleared.
Bit
Field
Function
Initial value
7 to 3
Reserved (set 0)
2
DMA-ERR
Data transfer error
0: Normal, 1: Error
0
1
DMA-RDY
Data transfer prepared
0: Normal, 1: Transfer
0
0
DMA-DONE
Data transfer ended
0: Normal, 1: Transfer ended
0
It outputs DMA-RDY or DMA-DONE every 128-byte transfer. DMA-DONE is output when the transfer ends.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD61051GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD61051GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。