- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379500 > UPD61051 (NEC Corp.) MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD61051 |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| 中文描述： | 馬鞍山集成電路MPEG2音頻/視頻編碼器 |
| 文件頁(yè)數(shù)： | 40/106頁(yè) |
| 文件大?。?/td> | 824K |
| 代理商： | UPD61051 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)當(dāng)前第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)
Data Sheet S15082EJ4V0DS
40
μ
PD61051, 61052
3.2
3.2.1
Register Functions
Common register
Address
Bit7
Bit6
Bit5
Bit4
Bit3
Bit2
Bit1
Bit0
R/W
00H to 1FH
Defined by firmware
R/W
Each firmware defines these registers.
These registers are used to communicate with host CPU and internal CPU.
For the details of the register, refer to the application notebook.
The reset of the RESET pin or ALL RESET of the reset register initializes addresses 00H and 01H addresses to 0H.
The original value of the other register is unsettled. It keeps a setting value before reset.
3.2.2
Data transfer register
These registers are defined data transfer such as host CPU
→
SDRAM, SDRAM
→
host CPU, host CPU
→
iRAM
of internal CPU, SDRAM
→
iRAM of internal CPU and instruction ROM
→
iRAM of internal CPU.
The host CPU transfers with SDRAM via had a transfer buffer of 128 bytes on this LSI.
The transfer with the instruction RAM becomes 4 bytes.
A transfer error occurs if the transfer mode register, source address register, destination address register, or
transfer counter register is changed before releasing the transfer mode register following transfer completion after
setting the transfer mode register and starting the transfer. When transferring data as follows: host CPU
→
instruction
RAM of internal CPU, host CPU
→
SDRAM, SDRAM
→
instruction RAM of internal CPU, instruction ROM
→
SDRAM,
instruction ROM
→
instruction RAM of internal CPU, execute a software reset of the internal CPU (address 3EH
←
02H) before transfer and release the reset after transfer.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD61051GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD61051GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。