- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379500 > UPD61051 (NEC Corp.) MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER PDF資料下載
參數(shù)資料
| 型號： | UPD61051 |
| 廠商： | NEC Corp. |
| 英文描述： | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| 中文描述： | 馬鞍山集成電路MPEG2音頻/視頻編碼器 |
| 文件頁數(shù)： | 45/106頁 |
| 文件大小： | 824K |
| 代理商： | UPD61051 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁當(dāng)前第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
Data Sheet S15082EJ4V0DS
45
μ
PD61051, 61052
SDRAM read
<1> Interrupt mask
Host CPU sets mask bit to interrupt mask register (2CH to 2FH) for the interrupt that needs a data transfer.
<2> Set source address
Host CPU sets the address of SDRAM to the source address register (21H to 23H) of the
μ
PD61051/61052.
<3> Set the number (equal to or less than 128 bytes) of the data to read by 4 bytes unit
Host CPU sets the data number of the bytes to the transfer data counter register (27H to 29H) of the
μ
PD61051/61052.
<4> Set the transfer of SDRAM
→
host CPU.
Host CPU sets 01H to the transfer mode register (20H) of the
μ
PD61051/61052.
<5> CINT interrupt (Interrupt pin)
<6> Confirms that the interrupt factor and clear interrupt factor
Host CPU confirms that the interrupt register 0 (30H) of the
μ
PD61051/61052 becomes 02H or 01H and clears
writing a same value of the interrupt register 0 (30H) to the interrupt register 0 (30H) of the
μ
PD61051/61052.
<7> Data read
Host CPU reads data from the number of times with the set number of bytes, the transfer data register (3FH) of
the
μ
PD61051/61052.
<8> CINT interrupt (Interrupt pin)
<9> Confirm the interrupt factor
Host CPU confirms that the interrupt register 0 (30H) of the
μ
PD61051/61052 becomes 01H. (It clears a writing
interrupt factor in 01H at the interrupt register 0 (30H) register of the
μ
PD61051/61052.)
<10> Release of SDRAM
→
host CPU mode
Host CPU clears a writing interrupt factor in 01H at the interrupt register 0 (30H) register of the
μ
PD61051/61052
after setting 00H to the transfer mode register (20H) of the
μ
PD61051/61052.
<11> Release of interrupt mask
It releases the limitation on interrupt which set by <1>.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD61051GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD61051GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML-A | 制造商:NEC 制造商全稱:NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。