- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373747 > TTSI1K16T (Lineage Power) 1024-Channel, 16-Highway Time-Slot Interchanger(1024通道、16路干線時(shí)隙交換機(jī)) PDF資料下載
參數(shù)資料
| 型號： | TTSI1K16T |
| 廠商： | Lineage Power |
| 英文描述： | 1024-Channel, 16-Highway Time-Slot Interchanger(1024通道、16路干線時(shí)隙交換機(jī)) |
| 中文描述： | 1024通道，16道時(shí)隙交換器（1024通道，16路干線時(shí)隙交換機(jī)） |
| 文件頁數(shù)： | 17/64頁 |
| 文件大?。?/td> | 1110K |
| 代理商： | TTSI1K16T |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Preliminary Data Sheet
February 1999
TTSI1K16T
1024-Channel, 16-Highway Time-Slot Interchanger
17
Lucent Technologies Inc.
Microprocessor Interface
(continued)
Synchronous Mode (MM = 1)
The following two timing diagrams show read and write in the synchronous mode.
5-6956(F)r.4
Figure 7. Synchronous Read
5-6957(F)r.3
Figure 8. Synchronous Write
The synchronous write or read cycle is started when AS is sampled active with the rising edge of PCLK. In order
for the TTSI1K16T to respond, CS must be active during the first or second cycle of an access depending on the
value of CSV (bit 7) of the general command register. Once data has been retrieved or written, DT will be asserted
for one clock, terminating the access.
The duration of a synchronous read or write cycle is a combination of two periods of time. One period is the dura-
tion of the internal cycle, which will be a maximum of 160 ns. The other time period is the initiation, termination, and
synchronization of activity on the processor bus, which will be a maximum of six PCLK cycles. The total duration of
the cycle, from the assertion of AS to the removal of DT, will be the sum of these two periods of time.
Note:
The number of processor clock cycles can be reduced by one PCLK cycle if the CS input signal can be
delivered soon enough to be sampled with AS and CSV (bit 7) of the general command register is set to a 1.
READ ADDRESS
PCLK
D[7—0]
A[14—0]
CS
AS
DT
R/W
READ DATA
HIGH IMPEDANCE
WRITE DATA
WRITE ADDRESS
PCLK
D[7—0]
A[14—0]
CS
AS
DT
R/W
HIGH IMPEDANCE
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TTSI2K32T | 2048-Channel, 32-Highway Time-Slot Interchanger |
| TTSI2K32T3BAL | 2048-Channel, 32-Highway Time-Slot Interchanger |
| TTSI2K32T | 2048-Channel, 32-Highway Time-Slot Interchanger(2048通道、32路干線時(shí)隙交換機(jī)) |
| TTSI4K32T | 4096-Channel, 32-Highway Time-Slot Interchanger |
| TTSI4K32T3BAL | 4096-Channel, 32-Highway Time-Slot Interchanger |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TTSI1K16T3TL | 制造商:AGERE 制造商全稱:AGERE 功能描述:1024-Channel, 16-Highway Time-Slot Interchanger |
| TTSI1K16T3TL-DB | 制造商:LSI 功能描述: 制造商:LSI Corporation 功能描述: |
| TTSI2K32T | 制造商:AGERE 制造商全稱:AGERE 功能描述:2048-Channel, 32-Highway Time-Slot Interchanger |
| TTSI2K32T3BAL | 制造商:AGERE 制造商全稱:AGERE 功能描述:2048-Channel, 32-Highway Time-Slot Interchanger |
| TTSI4K32T | 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。