參數(shù)資料
型號(hào)： TTSI1K16T
廠商： Lineage Power
英文描述： 1024-Channel, 16-Highway Time-Slot Interchanger(1024通道、16路干線時(shí)隙交換機(jī))
中文描述： 1024通道，16道時(shí)隙交換器（1024通道，16路干線時(shí)隙交換機(jī)）
文件頁(yè)數(shù)： 37/64頁(yè)
文件大?。?/td> 1110K
代理商： TTSI1K16T
Preliminary Data Sheet
February 1999
TTSI1K16T
1024-Channel, 16-Highway Time-Slot Interchanger
37
Lucent Technologies Inc.
Configuration Register Architecture
(continued)
Table 16. Software Reset Register (0x01)
Table 17. BIST Command Register (0x02)
The BIST test sequence is performed as follows:
1.
2.
Set RB (bit 7) in the BIST command register to 1 in order to initiate the internal BIST test.
Wait for the BIST complete (BC) (bit 1 of the interrupt status register) interrupt to occur via the interrupt status
register, if it is not masked via the interrupt mask register MASKBC bit (bit 1). Alternatively, the host can poll
the BD bit in the BIST command register which will also indicate the completion of BIST.
Once the BIST interrupt occurs or the BD bit is set, the BPF bit in the BIST command register will reflect the
BIST pass/fail result. A BPF set to 0 indicates a pass.
Set RB (bit 7) in the BIST command register to a 0 in order to end the internal BIST test.
Issue a software reset via the SR bit in the software reset register.
During BIST, the TTSI1K16T will corrupt traffic and the contents of the connection store memory. The TTSI1K16T
should, therefore, be taken off-line prior to running BIST and reprogrammed afterwards.
3.
4.
5.
Bit
7—1
0
Symbol
—
SR
Name/Description
Reserved.
Read as 0.
Software Reset.
Writing a 1 to this bit resets the chip. This bit has a function
similar to the RESET pin. When set to 1, all registers and control logic will be ini-
tialized to their default values except the software reset register. A 0 must be
written to this bit in order to clear and release the software reset. The micropro-
cessor interface will not be affected by the software reset, and the write to this bit
will terminate normally.
Bit
7
Symbol
RB
Name/Description
Run BIST.
Writing a 1 to this bit begins the built-in self-test for all internal mem-
ory blocks (i.e., the data and connection stores). This bit must be cleared by writ-
ing a 0 when BIST is complete. That event is indicated via the BIST complete
(BC) bit in the interrupt status register, as well as the BIST done (BD) bit in the
BIST command register. Writing a 0 to this bit position will also clear the BD bit. A
software reset should be performed after the BIST testing sequence is complete.
BIST Done (Read Only).
This bit indicates when the BIST test is complete. This
bit is used for polling to determine the completion of the BIST test. The real-time
duration of the TSI BIST test is 2.8 seconds. This bit will remain set to a 1 reflect-
ing the fact that the BIST is complete until the RB bit is written to a 0.
6
BD
5
BPF
BIST Pass/Fail (Read Only).
This bit indicates the status of the BIST test
results. A 0 indicates that no errors were detected.
Reserved.
Read as 0.
4—0
—
相關(guān)PDF資料
PDF描述
TTSI2K32T 2048-Channel, 32-Highway Time-Slot Interchanger
TTSI2K32T3BAL 2048-Channel, 32-Highway Time-Slot Interchanger
TTSI2K32T 2048-Channel, 32-Highway Time-Slot Interchanger(2048通道、32路干線時(shí)隙交換機(jī))
TTSI4K32T 4096-Channel, 32-Highway Time-Slot Interchanger
TTSI4K32T3BAL 4096-Channel, 32-Highway Time-Slot Interchanger
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TTSI1K16T3TL 制造商:AGERE 制造商全稱:AGERE 功能描述:1024-Channel, 16-Highway Time-Slot Interchanger
TTSI1K16T3TL-DB 制造商:LSI 功能描述: 制造商:LSI Corporation 功能描述:
TTSI2K32T 制造商:AGERE 制造商全稱:AGERE 功能描述:2048-Channel, 32-Highway Time-Slot Interchanger
TTSI2K32T3BAL 制造商:AGERE 制造商全稱:AGERE 功能描述:2048-Channel, 32-Highway Time-Slot Interchanger
TTSI4K32T 制造商:AGERE 制造商全稱:AGERE 功能描述:4096-Channel, 32-Highway Time-Slot Interchanger
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*