- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄199479 > TSB43AA82GGW (TEXAS INSTRUMENTS INC) 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 PDF資料下載
參數(shù)資料
| 型號： | TSB43AA82GGW |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 400M bps, SERIAL COMM CONTROLLER, PBGA176 |
| 封裝： | PLASTIC, BGA-176 |
| 文件頁數(shù)： | 95/146頁 |
| 文件大?。?/td> | 770K |
| 代理商： | TSB43AA82GGW |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁當前第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁
326
3.4.32 DTF/DRF and DTF/DRF Page Table Size Register at 98h
This register defaults to 0000 0000h and is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
05
DTFPTBufSiz
R/W
DTF page table fetch buffer size. DTFPTBufSiz is the buffer size in quadlets for the DTF page table
fetching (see Note 1).
615
DTF_Size
R/W
DTF size control bits. DTF_Size is equal to the DTF size number in units of 4 quadlets.
1621
DRFPTBufSiz
R/W
DRF page table fetch buffer size. DRFPTBufSiz is the buffer size in quadlets for the DRF page table
fetching (see Note 1).
2231
DRF_Size
R/W
DRF size control bits. DRF_Size is equal to the DRF size number in units of 4 quadlets. These bits default
to 40h.
NOTE 1: RAM size (quadlets) is partitioned according to the following equation.
AR_CSR_Siz(8Ch)+DTFPTBufSiz(98h)+DRFPTBufSiz(98h)+MTTBufSiz(94h)+MTRBufSiz(94h)+LOGSize = 126 quadlets
3.4.33 DTF/DRF Available Register at 9Ch
This register defaults to 8000 C000h and, except for the specified bits, is unaffected by a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
0
DTFEmpty
R/O
DTF empty flag. DTFEmpty specifies the DTF status. When the DTF is empty, this bit is set to 1. This bit
defaults to 1 and is set to 1 on a bus reset.
13
Reserved
N/A
Reserved
415
DTFAvail
R/O
DTF available flag. DTF has space available for DTFAvail quadlets. Remaining size is displayed in
quadlets. These bits default to 0 and are unaffected by a bus reset.
16
DRFEmpty
R/O
DRF empty flag. DRFEmpty specifies the DRF status. When the DRF is empty, this bit is set to 1. This bit
defaults to 1 and is set to 1 on a bus reset.
17
BDOAvail
R/O
This bit reflects the status of BDOAVAIL terminal. Note: This bit is not always equal to BDOAVAIL output
because the polarity of BDOAVAIL is set by BOAvCtl (94h bit 13). This bit defaults to 1.
1819
Reserved
N/A
Reserved
2031
DRFThere
R/W
DRF there flag. The number of quadlets received in the DRF. These bits default to 0 and are unaffected by
a bus reset.
Note: Do not read out data more than the displayed size. (The numerical value of this counter de-
creases and becomes negative.)
3.4.34 DTF/DRF Acknowledge Register at A0h
This register defaults to 0000 0000h and is set to 0000 0000h on a bus reset.
BITS
ACRONYM
DIR
DESCRIPTION
06
Reserved
N/A
Reserved
7
DRAErr
R/O
DRF ack error. When the ack received has a parity error or length error, AckErr (E8h, bit 11) is set to 1.
When the ack has no errors or an ack has not been received yet, AckErr is set to 0.
811
DRxAck
R/O
DRF transmitter acknowledge received. The last ackcode received for a read request packet for the DRF.
The value is updated each time the ack is received.
1214
Reserved
N/A
Reserved
15
DRAVal
R/O
DRF ack valid. This bit specifies whether DRxAck has been already read. When DRxAck has not been
read, DRAVal is 1. When DRxAck has been read, DRAVal is 0.
1622
Reserved
N/A
Reserved
23
DTAErr
R/O
DTF ack error. When the ack received had a parity error or length error, AckErr (E8h, bit 11) is set to
1.When the ack has no error or an ack has not been received, AckErr is set to 0.
2427
DTxAck
R/O
DTF transmitter acknowledge received. The last ack code received for the packet transmitted from DTF.
The value is updated each time the ack is received.
2830
Reserved
N/A
Reserved
31
DTAVal
R/O
DTF ack valid. This bit specifies whether DtxAck has already been read. When DtxAck has not been read,
DTAVal is set to 1. When DtxAck has already been read, DTAVal is set to 0.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB43DA42GHCR | PCI BUS CONTROLLER, PBGA196 |
| TSB500SK02 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB500SK10MDS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000331DS | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
| TSB5000831 | 30 A, BARRIER STRIP TERMINAL BLOCK, 1 ROW, 1 DECK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB43AA82GHH | 制造商:Texas Instruments 功能描述: |
| TSB43AA82I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:1394 INTEGRATED PHY AND LINK LAYER CONTROLLER |
| TSB43AA82IGGW | 功能描述:1394 接口集成電路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82PGE | 功能描述:1394 接口集成電路 2Port Hi Perf Integ Phy&Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB43AA82PGEG4 | 功能描述:1394 接口集成電路 2Port Hi Per Int Phy & Link Layer Chip RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。